Novel modelling methods for microwave GaAs MESFET device by ZHONG ZHENG








ZHONG ZHENG  






A THESIS SUBMITTED 
FOR THE DEGREE OF DOCTOR OF PHILOSOPHY  
DEPARTMENT OF ELECTRICAL AND COMPUTER 
ENGINEERING 
NATIONAL UNIVERSITY OF SINGAPORE 
2010 
  i 





First of all, I would like to deeply thank my supervisors, Professor Leong Mook Seng 
and A/Prof. Ooi Ban Leong, who have led me into this interesting world of device 
modelling, and given me full support for my study. I am here to express my sincere 
gratitude to them for their patient guidance, invaluable advices and discussions. I 
believe what I have learnt from them will always lead me ahead. I also want to thank 
other faculty staffs in NUS Microwave & RF group: Prof Yeo Swee Ping, Prof Li 
Le-Wei, Dr. Chen Xu Dong, Dr. Guo Yong Xin, Dr. Koen Mouthaan, and Dr. Hui 
Hon Tat, etc. for their significant guidance and support. 
 
I am also very grateful to these supporting staffs in NUS Microwave & RF group: 
Madam Guo Lin, Mr. Sing Cheng-Hiong and Madam Lee Siew-Choo for their kind 
assistances in PCB/MMIC fabrication and measurement. My gratitude also goes to all 
the friends in microwave division, for their kind help and for the wonderful time we 
shared together.  
 
Last but not least, I would like to thank my family, for their endless support and 
encouragement, which always be the greatest treasure of my life. 
  ii 
   
 
Table of Contents 
 
Acknowledgements ……..………………………..……………..…...…………………i 
Table of Contents ...…………………………...……………………………………….ii 
Summary ……………………………………...…….…………………………………vi 
List of Figures……………………………………….……………………………..…viii 
List of Tables ….……………………………………..………….……………………xiii 
List of Symbols ……………………………………….……………….….……….….xv 
Chapter 1 Introduction ......................................................................................... 1 
1.1 Overview of GaAs MESFET ......................................................................... 1 
1.1.1 History of GaAs MESFET ................................................................. 1 
1.1.2 Overview of Device Model ................................................................ 5 
1.2 Objectives ...................................................................................................... 6 
1.3 Scope of the work .......................................................................................... 7 
1.4 Original Contributions ................................................................................. 12 
1.5 Publications .................................................................................................. 14 
1.5.1 Journal Papers .................................................................................. 14 
1.5.2 Conference Papers ........................................................................... 14 
Chapter 2 Basic Operation and Device Models ................................................ 16 
2.1 Device Description ....................................................................................... 17 
2.2 Physical Meaning of Small-Signal Equivalent Circuit Elements ................ 20 
2.2.1 Parasitic Inductances Lg, Ld and Ls .................................................. 22 
2.2.2 Parasitic Resistances Rs, Rd and Rg .................................................. 22 
2.2.3 Parasitic Capacitances Cpg and Cpd .................................................. 22 
2.2.4 Intrinsic Capacitances Cgs, Cgd and Cds ............................................ 23 
2.2.5 Transconductance gm ....................................................................... 24 
  iii 
   
2.2.6 Output Conductance gds ................................................................... 24 
2.2.7 Charging Resistance Ri .................................................................... 25 
2.2.8 Transconductance Delay τ ............................................................... 25 
2.3 Nonlinear Properties in Large Signal Models .............................................. 25 
2.4 Second Order Effects ................................................................................... 27 
2.4.1 Frequency Dispersion ...................................................................... 27 
2.4.2 Self-heating Effect ........................................................................... 28 
2.4.3 Sub-threshold Effect ........................................................................ 30 
2.5 Existing Small Signal Modelling Approaches ............................................. 31 
2.6 Existing Nonlinear MESFET Models .......................................................... 33 
Chapter 3 Parameter Extraction Technologies for GaAs MESFET Small 
Signal Model  ............................................................................................................. 36 
3.1 Introduction .................................................................................................. 36 
3.2 De-embedding Technique ............................................................................ 37 
3.2.1 De-embedding of Series Parasitics (Z-Matrix) ................................ 39 
3.2.2 De-embedding of Parallel Parasitics (Y-matrix) .............................. 40 
3.2.3 A Typical De-embedding Procedure for GaAs MESFET Device 
Parasitics ...................................................................................................... 41 
3.3 Traditional Method for Parameter Extraction .............................................. 43 
3.3.1 Cold-FET Techniques ...................................................................... 43 
3.3.2 Hot-FET Techniques and Optimization Method ............................. 52 
3.4 A novel analytical extraction method for extrinsic and intrinsic GaAs 
MESFET parameters ............................................................................................. 55 
3.4.1 Introduction ...................................................................................... 55 
3.4.2 Novel analytical method .................................................................. 56 
3.4.3 Numerical results and discussion ..................................................... 70 
3.5 Conclusion ................................................................................................... 83 
Chapter 4 A New Distributed Small-Signal Model for GaAs 
MESFET/HBT  ............................................................................................................. 84 
  iv 
   
4.1 Introduction .................................................................................................. 85 
4.2 The New Distributed Modelling Method ..................................................... 89 
4.2.1 The basic structure of the novel distributed small-signal model ..... 89 
4.2.2 Electromagnetic Analysis of Extrinsic Part of GaAs Transistor 
Structure ....................................................................................................... 94 
4.2.3 Extraction Methodology for Intrinsic Active Part of GaAs 
MESFET ...................................................................................................... 97 
4.2.4 Extraction Methodology for Intrinsic Active Part of GaAs HBT .. 101 
4.3 Model Realization in ADS ......................................................................... 104 
4.4 Model Verification and Discussion ........................................................... 106 
4.4.1 Model Verification ......................................................................... 106 
4.4.2 Discussion ...................................................................................... 114 
4.5 Conclusion ................................................................................................. 115 
Chapter 5 A New Large-Signal Model for GaAs MESFETs ........................ 117 
5.1 Introduction ................................................................................................ 117 
5.2 A New Drain Current Model for GaAs MESFET ..................................... 119 
5.2.1 An Examination of the Existing Empirical Drain Current Models 119 
5.2.2 An Improved Drain Current Model ............................................... 120 
5.2.3 Comparison of Varies Drain Current Models ................................ 121 
5.3 A New Gate Charge Model for GaAs MESFET ....................................... 128 
5.3.1 Introduction .................................................................................... 128 
5.3.2 Some Existing Empirical Gate Capacitance Models ..................... 131 
5.3.3 The New Gate Charge Model ........................................................ 135 
5.4 Numerical Results and Discussions ........................................................... 138 
5.4.1 Model Parameter Extraction .......................................................... 138 
5.4.2 Modelling Results and Discussions ............................................... 141 
5.5 Conclusion ................................................................................................. 150 
Chapter 6 A Ku-band GaAs MESFET MMIC Power Amplifier for Model 
Verification  ........................................................................................................... 152 
  v 
   
6.1 Introduction ................................................................................................ 152 
6.2 A GaAs MESFET MMIC Power Amplifier .............................................. 153 
6.2.1 Circuit Topology and Specification ............................................... 153 
6.2.2 Device Modelling Result ............................................................... 155 
6.3 Comparison of Simulation and Measurement Results ............................... 161 
6.4 Conclusion ................................................................................................. 167 
Chapter 7 Conclusion ....................................................................................... 168 
REFERENCE  ........................................................................................................... 172 
APPENDIX A  Large Signal Empirical MESFET Models .................................. 188 
APPENDIX B   TEE Network and PI Network Conversion ................................ 193 



























  vi 




As one of the most widely used microwave devices, the gallium arsenide metal 
semiconductor field effect transistor (GaAs MESFET) dominates in modern 
MIC/MMIC applications such as switches, power amplifiers, low noise amplifiers, 
oscillator, etc. Reliable modelling methodology and accurate device models of GaAs 
MESFET are currently extremely important and in great demand.  
In this thesis, both small signal and nonlinear large signal models of GaAs 
MESFETs have been investigated. This study first involves investigation and 
comparison of different small-signal parameter extraction techniques. A reliable 
analytical small signal model extraction approach is subsequently presented. For the 
first time, a novel analytical approach for extracting all the 15 equivalent circuit 
elements of GaAs MESFET devices has been proposed with no subsidiary circuit 
such as Cold-FET or Hot-FET techniques. On the other hand, for the relatively high 
operating frequencies, a new GaAs MESFET distributed model based on accurate EM 
simulation and quasi-optimization method has also been proposed in this thesis. This 
distributed model can be adopted to describe complex parasitic effects in device 
layouts and to predict the electrical characteristics of unconventional device structures 
for better MMIC performance.  
For the large-signal modelling of GaAs MESFET, a new empirical model is 
  vii 
   
developed. To further refine the drain current description, a set of power series 
function is introduced in the improved drain current expression for the correlations 
between modulation parameters α, λ and biasing condition Vds & Vgs. Moreover, a new 
gate terminal charge model for Cgs and Cgd description is also proposed under gate 
charge conservation law. The model expressions and their derivatives are continuous 
over the entire device bias range. This new large signal model can be easily 
implemented in CAD software and is very useful in the nonlinear microwave circuit 
simulation. For complete model evaluation, a Ku-band power amplifier has been 
designed and fabricated using 0.18 um TOSHIBA® GaAs MESFET technology. 
Simulated and measured amplifier performances have been investigated and good 
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Chapter 1                 
Introduction 
Today, the gallium arsenide metal semiconductor field effect transistor (GaAs 
MESFET) has served as the driving force behind the impressive technological 
advancements of microwave and millimeter-wave integrated circuits. Due to its 
relatively simple geometry with great versatility and outstanding performance, the 
GaAs MESFET has become one of the most important semiconductor devices in 
MMIC technology and digital GaAs ICs. In this chapter, the general overview of 
GaAs MESFET and the device model is presented, followed by the objectives and the 
structure of this dissertation. 
1.1 Overview of GaAs MESFET 
1.1.1 History of GaAs MESFET 
The first development of a prototype gallium arsenide field effect transistor  
using a Schottky gate was undertaken by Mead in 1966 [1]. In 1967, a GaAs 
MESFET was first fabricated by Hopper and Lehrer [2]. A significant step was made 
by Turner et al in 1971 [3], when 1 μm gate length GaAs MESFET was fabricated, 
giving fmax equal to 50GHz and useful gain up to 18GHz. With the development of the 
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quality of GaAs materials and basic FET prototype technology, rapid progress was 
achieved for GaAs MESFET devices in the direction of both low noise and high 
power applications. The first low noise GaAs MESFET was reported by Leichti et al. 
[4] in 1972. And later in 1973, the first high power GaAs MESFET was announced by 
Fukuta et al. in Fujitsu [5]. With the early progress of GaAs MESFET technology, this 
had been followed by rapid improvement of the device performance. Intensive studies 
have been done in increasing its output power, operating frequency and power added 
efficiency as well as improving the distortion qualities and noise figure. 
In addition to the discrete FET area, there also has been rapid development in 
both monolithic microwave integrated circuits (MMICs) and digital GaAs integrated 
circuits. MMIC technology has become popular since middle 1970s, and the first 
GaAs digital IC was reported in 1974 [6]. 
In the late 70s and the 80s, the GaAs MESFET was developed mainly for low 
volume, high performance military and space based systems. The manufacturing 
technology was not mature enough to support the cost and volume requirement for the 
consumer mass market. By the early 1990s, however, GaAs MESFET manufacturing 
technology was maturing rapidly, cost was reduced. As a result, GaAs technology 
became more competitive with other process technologies. Since then, the GaAs 
MESFET device and GaAs integrated circuits have found a wide range of applications, 
such as in wireless systems. Now, the GaAs MESFET is widely used in different 
microwave and millimeter wave systems, and has become the most important active 
device in both hybrid and monolithic microwave integrated circuits (HMIC and 
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MMIC) design. Typical applications include both low noise and power amplifiers, as 
well as transfer switches, attenuators, oscillators, and mixers. The demand for mobile 
and personal communication systems has increased the use of GaAs MESFET for 
high-speed digital and analog integrated circuits.  
Other transistor technologies have been developed to cover a variety of 
applications in high frequency application from 1GHz to more than 100GHz. GaAs 
based heterojunction devices including high electron mobility transistor (HEMT) and 
heterojunction bipolar transistor (HBT) provide several performance advantages. In 
the case of HEMT technology, it has the advantage of higher frequency performance 
(fT, fmax), and lower noise figure than that achievable by MESFET of similar gate 
length. GaAs HBT technology has high transconductance, high power density, and 
excellent matching of a bipolar transistor. Also, the HBT transistor can operate from a 
single power supply. GaAs HBTs are commonly used for high power amplification 
applications. InP transistors (HBTs, HEMTs) would dominate at extremely high 
frequency. Wide band-gap FETs will be used in high power amplifiers. However, their 
market share is small because SiC substrate is expensive, and SiC and GaN 
technology is still in an embryonic stage compared to GaAs. Despite the superior 
performance of these technologies mentioned above, GaAs MESFET technology 
remains competitive for various applications. Its performance is adequate for many 
areas, and has a lower cost. 
In recent years, GaAs MESFET technology is also facing serious competition 
from silicon and silicon-germanium technologies in RF and microwave applications. 
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CMOS continues to advance to smaller geometries. SiGe BiCMOS gives good 
performance for RF and high speed. Compared to silicon, GaAs has a higher electron 
mobility and peak drift velocity. The electron velocity at low field is sufficiently high 
so that high switching speed and therefore high cut-off frequency can be achieved. 
The primary advantages for using GaAs over silicon are large transconductance, low 
ON resistance, and fast switching speed. Unlike Silicon, a semi-insulting GaAs 
substrate can be formed. This contributes to the simple structure of the GaAs 
MESFET, and the high resistivity of the GaAs substrate results in very small parasitic 
capacitance. GaAs technology also has the strength of integrating RF functions in 
stripline and coplanar design into MMICs. The drawback of MESFET technology is a 
limitation related to the voltage swing limited by the gate-leakage current; this 
reduces the noise margin of the circuit. On the other hand, silicon technologies have 
been more matured, and provide a higher level of integration. Silicon technologies 
also have the advantage of integrating analog design with digital design. This makes it 
possible to design single chip ICs for mixed signal systems. For SiGe devices, the low 
breakdown voltage limits their usage in power applications. Compared to SiGe 
devices, the GaAs FET gives more efficient power amplification. In summary, Si and 
SiGe RF, high speed ICs are assuming an increasing portion of RF front-end for many 
wireless applications below 5GHz. Their applications also cover highly integrated 
digital data transceivers and optical communications. GaAs devices normally 
dominate when higher frequency and increased power requirement are addressed.  
GaAs MESFET is the workhorse of GaAs Technology. Its gate length on the 
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market ranges from 0.18μm to 0.5μm. To sum up, GaAs MESFET has wide 
applications even though it is facing strong competition from other device 
technologies. 
1.1.2 Overview of Device Model 
In the early days, microwave circuit design was based upon a low volume 
cut-and-try approach in which a preliminary design was built, tested and optimized 
until the desired performance is obtained. The circuit was then redesigned and 
fabricated. This approach was engineering labor intensive and not compatible with 
low production costs. The computer-aided design (CAD) then emerged to permit the 
circuit design to be completed, simulated and fully tested in the computer before its 
fabrication. Nowadays, with the development of GaAs FET and MMIC techniques, 
MMICs are widely available for commercial and military application. MMICs require 
a long process cycle to complete and the development cost is high. In addition, as a 
result of hardware prototype limitations, it is usually impossible to access internal 
circuit points to make alterations when circuit performance is unsatisfactory. 
Therefore, it is very important to accurately simulate the circuit during the design 
stage, so as to closely correlate the design result with its practical performance. 
Commercially available CAD software such as Agilent®-ADS and Cadence® 
SpectreRF are widely employed in microwave system design. The accuracy of 
simulation results of these CAD tools is largely based on an accurate prediction of the 
device involved in the circuit. As a result, accurate models for both active and passive 
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devices and elements are greatly needed. Specifically, since GaAs MESFETs are the 
main building blocks of a large number of microwave applications, it is absolutely 
necessary to develop accurate GaAs FET models to improve the circuit performance 
prediction. 
Currently a good number of GaAs MESFET models exist, and each of them can 
be classified into specific categories. For example, these FET models can be grouped 
into physically based model, empirical model and experimental model based on their 
derivation. Among these three, the empirical model can be easily implemented into 
circuit simulators. Thus, they are most widely used by circuit designers and in device 
libraries. Moreover, according to different types of their prediction performance, these 
FET models can also be grouped into small-signal model and large-signal model. 
Small-signal model mainly focuses on the scattering-parameter of the device whilst 
the large-signal model is important for nonlinear MESFET modelling. Although much 
work has been done in the modelling of GaAs MESFET, accurate linear and nonlinear 
models of this active device are still in great demand. 
1.2 Objectives 
The purpose of this work was to develop new approaches to accurately model 
GaAs MESFETs devices. First the small signal modelling methodology is studied as it 
is the basis of large signal modelling. The goal of the investigation is to find a reliable 
analytical extraction method by which all the values of extrinsic and intrinsic 
elements in the equivalent circuit of GaAs MESFET small signal model can be 
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accurately extracted. Improvement is also made over some existing models for the 
S-parameter matching performance. Secondly, when GaAs MESFETs operate at 
higher working frequency beyond 30 GHz, some parasitic elements should be added 
into the equivalent circuit to take into account their effect which could be ignored in 
the low frequency region. Therefore, a new distributed small-signal model based on 
electromagnetic field theory and circuit analysis should be subsequently investigated 
to meet the requirement. Although the main focus of this work lies in GaAs MESFET, 
distributed small signal modelling methodology for GaAs HBT would also be studied 
in this part as the issues are similar.  
For the large signal modelling, the aim of this work is to develop a new empirical 
large signal model for accurate description of the most important GaAs MESFET 
nonlinear behavior, including drain current I-V and gate capacitance characteristics. 
Furthermore, these models discussed above should give an accurate representation of 
device operation under different bias conditions. They should be easily implemented 
into a circuit simulator, and the model parameters should be extracted with reasonable 
effort.  
1.3 Scope of the work 
Chapter 2 provides a brief discussion of the operation of GaAs MESFET and a 
review of the existing models. First, a basic description of the MESFET device is 
presented. Topics addressed are the MESFET physical structure and different 
MESFET operation regions. After examining the basic device operations, the small 
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signal equivalent circuit and the physical original of the equivalent circuit elements 
are introduced. This is followed by nonlinear properties in MESFET and some second 
order effects. Finally, existing MESFET modelling approaches are discussed, 
including small signal models and nonlinear models. An overview of the small-signal 
parameter extraction method, physical model, empirical model, and experimental 
model are presented.  
Small signal modelling methodology for GaAs MESFET and discussion of model 
parameters extraction techniques form the subjects of Chapter 3. The main aim of this 
chapter is to provide an analytical and more accurate small signal equivalent circuit 
parameter extraction method. First, some important concepts for parameter extraction 
are addressed, including de-embedding technique and the selection of an objective 
function. This is followed by a discussion of small signal model parameter 
determination methodologies. Both cold-FET and hot-FET techniques are covered. 
For most of these traditional small signal modelling methods, the results of some 
extrinsic parameters vary more or less with different biasing conditions, which would 
decrease the accuracy of its s-parameter performance. This violates the assumption 
that parasitic elements should be independent of biasing voltage. Moreover, the 
traditional cold-FET technique will bring irreversible damage to the GaAs MESFET 
device itself. This analytical method effectively eliminates the conventional cold-FET 
and hot-FET modelling constraints and allows an ease in inline process tracking. In 
addition, the resulting parasitic capacitances are independent of bias, which is in 
agreement with theory. Based on the discussions in the earlier sections, the following 
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sections in Chapter 3 focus on the investigation and comparison of different small 
signal parameter extraction methods. Numerical results are compiled and compared. 
As a result of the investigation, a reliable analytical small signal parameter extraction 
method is proposed.  
In Chapter 4, a novel distributed small-signal model for GaAs MESFET/HBT at 
millimeter-wave frequencies is proposed. This new approach integrates the 
electromagnetic simulation of the outer extrinsic passive part of a GaAs FET, the 
coupled transmission lines for the fingers and the Gupta multi-port connection into an 
efficient global distributed modelling approach. For the first time, the values of the 
entire GaAs MESFET intrinsic model elements used in the active elementary cells can 
be subsequently extracted through the explicit analytical expressions derived through 
the quasi-optimization method. Good agreement between the measured and the 
simulated results has been demonstrated. This model also allows the designer to have 
better control over the whole transistor design. Furthermore, it serves as one of the 
valuable steps towards global modelling of millimeter-wave devices and circuits. 
The drain current I-V characteristic and gate charges are the most important 
MESFET nonlinear properties. Their accuracies are critical for the overall 
performance of the device model. Chapter 5 first focuses on GaAs MESFET drain 
current I-V models. First, a discussion on the most commonly used drain current 
models is presented. Then an improved drain current model and its formulation are 
described in the following section. Model parameters are extracted for various 
MESFET devices. The performance of the new model is compared with the measured 
  10 
   
device response as well as with the modelling results using other available models. 
The improved current model gives a better accuracy in predicting device compared 
with several traditional models. After introducing the new drain current model, the 
remaining section of Chapter 5 focuses on the GaAs MESFET charge model. This 
part starts with a discussion of the most commonly used gate capacitance models. The 
model formulation, its advantage and deficiency are explored. The model accuracy is 
examined with the help of measurement data. Following the discussion of existing 
models, a new gate charge model is proposed. The new model is very accurate in 
describing device junction capacitances under various device operating conditions. 
The performance prediction in the linear region, saturation knee region, sub-threshold 
region and at Vds=0 is greatly improved over the conventional models. The new 
expressions and their derivatives are continuous. Moreover, the new model obeys the 
terminal charge conservation law, which helps to solve the non-convergence problem 
in simulation. Finally, device measurement data is employed to verify the accuracy of 
the new gate charge model. The performance of the new model is also compared with 
other models. 
Chapter 6 focuses on the verification of the proposed new models. In this chapter, 
the simulation and measurement result of a Ku-band MMIC amplifier designed with 
the new model are presented. In this MMIC design, the new analytical extraction 
method is employed to obtain the small signal equivalent circuit elements at 
multi-bias points. The improved nonlinear drain current I-V model and new gate 
capacitance model are implemented into the circuit simulator. The model evaluation 
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includes S-parameter analysis, gain compression and harmonic output response. 
Measurement and simulation results are presented and compared. As a result of the 
investigation, these new models are found to be very accurate, and can be easily 
implemented into commercially available circuit simulators. 
Chapter 7 is a summary of the work of this thesis. Appendix A provides a detailed 
description of some existing empirical models. The small signal parameter extraction 
formulations are presented in Appendix C.  
To summarize, new approaches for GaAs MESFETs small-signal modelling are 
proposed. Also, a new GaAs MESFET empirical model with improved drain I-V 
characteristic equation and new capacitance-voltage expression is demonstrated. It is 
hoped that the study will lead to more accurate modelling methodologies for the GaAs 
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1.4 Original Contributions 
 
The original contributions of this dissertation are summarized as follow: 
 
 For the first time, a novel analytical approach for extracting all the 15 
equivalent circuit elements of GaAs MESFET devices has been proposed. This 
reliable analytical method can eliminate the conventional cold-FET and 
hot-FET modelling constraints and allow an ease in inline process tracking. 
The resulting extrinsic small signal parameters are independent of biasing 
voltage. In contrast to the conventional approaches, no subsidiary circuit such 
as Cold-FET or Hot-FET has been adopted.  
 
 The conventional lumped models may not be sufficiently accurate at relatively 
high operating frequencies due to their frequency-independent equivalent 
circuits. In this dissertation, a creative distributed modelling approach for 
GaAs MESFET/HBT has been proposed for modern MMIC design. With 
electromagnetic simulation, this distributed model can precisely describe 
complex coupling effects in device layouts and predict the electrical 
characteristics of unconventional device structures for better MMIC 
performance.  
 
 An empirical approach is employed in our nonlinear modelling due to its 
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accuracy and simple implementation in circuit simulators. A new empirical 
large-signal model of GaAs MESFET, based on an improved drain current 
characteristic and a new gate charge (gate capacitance) model, is proposed in 
this dissertation. 
 
 An improved empirical model for GaAs MESFET drain current I-V 
characteristics is formulated. A set of power series functions are introduced 
in the improved drain current expression for the correlations between 
modulation parameters α, λ and biasing condition Vds & Vgs. The resulting 
improved current expression gives better performance where compared with 
existing drain-current models.  
 
 A new gate charge model has been proposed in this study. Terminal charge 
conservation has been accounted for in the new gate charge model and the 
model equations and their derivatives are continuous over the entire device 
operation regions, which helps to solve conventional non-convergence 
problems in CAD simulation. Compared with other traditional models, its 
performance prediction in the linear region, saturation knee region and at 
Vds=0 is greatly improved.  
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Chapter 2                        
Basic Operation and Device Models 
The overall electrical characteristics of the GaAs MESFET are mainly 
determined by the electrical property of the semiconductor material and the nature of 
the physical contact to the material. Knowledge of the device physical structure and 
properties is helpful for both device modelling and microwave circuit design. In the 
first part of this chapter, a brief description of MESFET operation is presented. It 
covers the basic construction of the device, the major operating regions, the small 
signal equivalent circuit, important nonlinear properties, and some second order 
effects. The second part of this chapter gives an overview of GaAs MESFET models, 
including the nonlinear and the small signal models. A variety of models have been 
proposed for the GaAs MESFET. For small signal models, the difference of various 
models lies in the equivalent circuit topology selection and the way the equivalent 
circuit parameters are extracted. For nonlinear models, according to how these models 
are derived, they can be classified into physical model, empirical model, experimental 
model and the more recently developed black-box model. Various MESFET models 
have been used by both device and circuit designers. Different applications and 
designs place different requirements on the model. Therefore, an understanding of the 
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features of various modelling approaches is helpful for choosing the right model, and 
constructing new models for different applications.  
 
2.1 Device Description 
A cross-section view of a GaAs MESFET is shown in Figure 2.1 [7], which 
illustrates its basic structure. Three metal electrode contacts are shown to be formed 
onto a thin semiconductor active channel layer. Source and drain are ohmic contacts, 
while gate is a Schottky contact. The gate metal forms a Schottky barrier diode, which 
gives a depletion region between the source and the drain. The gate depletion region 
and the semi-insulating substrate form the boundary of the conducting channel. A 
potential applied to the drain causes electrons to flow from the source to the drain. 
Any potential applied on the gate causes a change in the shape of depletion region, 
and a subsequent change in current flow. 
For microwave operations, the most critical dimension is the “length” of the gate 
along the carrier path. The shorter the gate length, the higher becomes the signal 
frequency. If the FET is to handle a large amount of signal current, the gate width 
must be increased appropriately. 
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Figure 2.2 Basic current-voltage characteristics of a MESFET 
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     The current-voltage relationships of a MESFET are illustrated in Figure 2.2. 
The channel current is plotted as a function of applied drain-source potential for 
different gate-source voltage levels. Three regions of operation can be identified from 
the figure. They are the linear region, the saturation region and the breakdown region. 
In the linear region, current flow is approximately linear with drain voltage. As drain 
potential increases, the depletion region at the drain end of the gate becomes larger 
than at the source end. Since the electrical field increases with the drain-source 
potential, a related increase in electron velocity occurs; this simultaneously makes a 
linear increasing current through the channel region. Increasing the drain voltage 
results in the electrons reaching their maximum limiting velocity at the drain end of 
the gate. At this point, the current no longer increases with increasing drain bias, the 
device is said to be saturated, and its operation enters saturation region. Finally, when 
gate and drain bias become very large, the device enters the breakdown region, where 
the drain current increases sharply. 
     The Schottky barrier of the gate contact creates a layer beneath the gate that is 
completely depleted of free charge carriers. No current can flow through this region 
since there are no free carriers exist in it. Moreover, the existence of the depletion 
layer reduces the available cross-section area for current flow between the source and 
drain. The depletion layer penetrates deeper into the active channel when reverse bias 
is applied to the gate. If the gate is made sufficiently negative, the depletion region 
will extend across the entire active channel and the conduction channel is closed. This 
essentially allows no current to flow. The gate potential to accomplish this 
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phenomenon is known as the pinch-off voltage Vpinch-off. And at this point, the device 
operates in pinch-off region. 
2.2 Physical Meaning of Small-Signal Equivalent Circuit Elements 
     Figure 2.3 shows a commonly used MESFET small-signal equivalent circuit 
topology. This equivalent circuit has served as an accurate small-signal model for 
virtually all GaAs MESFETs [11]. It has been shown to provide an accurate match to 
measured S-parameters at least through 25GHz [17], and could be used at higher 
frequency by adding some parasitic elements in the equivalent circuit. This huge 
amount of S-parameter data of a single GaAs MESFET can be reduced to a set of 15 
frequency-independent variables as shown in this equivalent circuit. Basically, all 
these 15 unknowns can be divided into two parts: 
(i) The intrinsic elements gm, gds, Cgs, Cgd (which includes, in fact, the drain-gate 
parasitic), Cds, Ri and τ inside of the dashed line box, whose values are 
function of the bias conditions. 
(ii) The extrinsic elements Lg, Cpg, Rg, Ls, Rs, Rd, Cpd and Ld, which are 
independent of the biasing conditions. 
The same equivalent circuit is shown in Figure 2.4, superimposed on a GaAs 
MESFET device cross section, indicating the physical origin of each equivalent 
circuit element. From this figure, it is easy to recognize that each lumped element in 
the equivalent circuit of a GaAs MESFET is related with a corresponding physical 
part of the transistor. 
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  Figure 2.4 Physical origin of the GaAs MESFET small signal model 
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2.2.1 Parasitic Inductances Lg, Ld and Ls 
These parasitic elements are introduced to account for the inductances arising 
from metal contact pads deposited on the device surface and bonding wires on the 
package. Parasitic inductances have an important impact on device performance 
especially at high frequency. They must be accurately characterized. Among Lg, Ld 
and Ls, gate inductance Lg is usually the largest. The typical values of Lg and Ld are on 
the order of 10 to 100pH, source inductance Ls is often small, around 10pH for on 
wafer and chip devices. Bond wire and package will add additional parasitic 
inductances that in many cases dominate the device parasitics, and they must be 
accounted for in the circuit model. 
2.2.2  Parasitic Resistances Rs, Rd and Rg 
Gate resistance Rg physically arises from the metallization resistance of the gate 
Schottky contact. Resistances Rs and Rd are introduced to represent the contact 
resistances of drain and source ohm contacts as well as any bulk resistance leading to 
the active channel. The values of these resistors are on the order of 1Ω [7]. 
Investigation and measurements show a slight bias dependent behavior of these 
resistances. However, they are normally considered to be constant in commonly used 
large-signal models. 
2.2.3 Parasitic Capacitances Cpg and Cpd 
Parasitic capacitances arise primarily from metal contact deposited on the device 
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surface and bonding wires on the package. Like parasitic inductances, parasitic 
capacitances are related to the device structure. For some devices on wafer, Cpg and 
Cpd could be ignored in the low frequency region without introducing significant error 
to the equivalent circuit due to their small values (on the order of 1pF). 
2.2.4 Intrinsic Capacitances Cgs, Cgd and Cds 
The behavior of the depletion region beneath the gate of a MESFET is 
determined by the bias applied to the device terminals. The variation of the space 
charge region is caused by both gate-to-source potential and gate-to-drain potential. 
Gate charge Qg is considered to be the space charge beneath the gate that varies with 
gate bias and drain bias. The gate-source capacitance Cgs is the derivative of the space 









  .                            (2.1) 
The gate-drain capacitance Cgd is the derivative of the space charge with respect 









.                (2.2) 
The gate drain capacitance Cgd is smaller in magnitude than Cgs under normal bias 
conditions. However, it is critical in accurate S-parameter prediction.  
The drain-source capacitance Cds in the equivalent circuit is introduced to model 
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the geometric capacitance effect between drain and source electrodes. 
2.2.5 Transconductance gm 
The incremental change in the output current Ids of a MESFET for a given change 
in input voltage Vgs is measured by the device transconductance gm. Transconductance 
gm provides the intrinsic gain mechanism of the device. Mathematically, it is defined 






  .                     (2.3) 
The value of transconductance shifts at low frequency, and the frequency at 
which this shift occurs varies. Both the gate length and the gate width of MESFET 
affect the transconductance values. The gm value changes directly with gate width and 
inversely with gate length. 
2.2.6 Output Conductance gds 
The incremental change in output current Ids with the output voltage Vds is 
measured by the device output conductance gds. Mathematically, the output 
conductance is defined as the derivative of drain current with respect to the 






  .                    (2.4) 
Output conductance tends to increase as device gate length decreases. Low 
frequency dispersion of output conductance is more significant than with the 
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transconductance. The RF value is of primary concern for small-signal modelling. 
2.2.7 Charging Resistance Ri 
The charging resistance Ri is of questionable physical meaning, and its value is 
difficult to extract. It is included in the equivalent circuit mainly to improve the fitting 
of S11. 
2.2.8 Transconductance Delay τ 
When gate biasing voltage changes, the drain current Ids needs some time to 
respond to this change. The transconductance delay τ represents the inherent delay to 
this process. The physically meaning of the transconductance delay is the time it takes 
for the charge to redistribute itself after a changing in gate voltage.  
2.3 Nonlinear Properties in Large Signal Models 
Large signal models are required for circuit simulation that is involved in 
predicting either large signal or nonlinear performance. In Figure 2.5 a typical 
equivalent circuit for a MESFET large-signal model is shown. The equivalent circuit 
is divided into the extrinsic parasitic elements and the intrinsic device. The extrinsic 
elements include Cpg, Cpd, Lg, Ld, Ls, Rg, Rd, and Rs, which are independent of biasing 
conditions. The intrinsic device is enclosed by the dashed-line box. All the nonlinear 
elements lie within the dashed-line box. The main nonlinear elements include the 
drain source current Ids, gate capacitances Cgs and Cgd, as well as diode Dgs and Dgd. 
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The drain source current Ids is represented by a voltage controlled current source. 
The control voltages are Vgs and Vds. From Ids, transconductance and output 
conductance are derived. 
Gate-source capacitance Cgs and gate-drain capacitance Cgd are included to model 
the behavior of the depletion charge under the gate. 
Diode Dgs represents the forward-bias gate current, which is important in 
modelling device breakdown under inverted drain-source bias condition. Diode Dgd is 
included to model drain-gate avalanche current. 
Among these nonlinear properties, the most important are the drain source current 



















 Figure 2.5 An equivalent circuit for MESFET large-signal model 
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2.4 Second Order Effects 
Some of the observed MESFET behavior deviates from the basic principles under 
particular operating conditions. These are called second-order effects. Of particular 
importance are the low-frequency dispersion of device transconductance and output 
conductance, the behavior of the device near pinch-off, namely the sub-threshold 
effects, and self-heating effects. 
2.4.1 Frequency Dispersion 
Low-frequency dispersion phenomena in III-V FETs usually arise from the long 
time constants (from fractions to hundreds of microseconds) associated with deep 
level traps and surface state densities. The effects of these phenomena have great 
impact on device electrical characteristics. These effects can be macroscopically 
observed as causing low-frequency dispersion of the measured drain current 
characteristics. In terms of the derivatives of current, they cause a discrepancy 
between the DC and RF characteristics of transconductance and output conductance. 
Low frequency shifts in output conductance and transconductance values are observed 
for microwave MESFETs. The shifts in transconductance are typically smaller than 
shifts in output resistance. As frequency is increased above DC, measured device 
output resistance can drop by as much as an order of magnitude. The characteristic 
frequencies at which these decreases occur vary from less than 100Hz to 
approximately 100KHz. Drops in transconductance values are typically on the order 
of 5% to 30% of the DC value, and also occur at widely varying frequencies. 
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2.4.2 Self-heating Effect 
Heat is generated in the channel region of the MESFET due to the drain current 
flow and the resulting power dissipation. Most of the heat is generated under the gate 
near the drain end since this region sustains most of the Vds, and as a result, most of 
the power is dissipated here. This self-heating process can cause a temperature 
difference as great as 100˚C between the channel and the bottom of the chip. As Vds 
increases, more power is dissipated in the channel, making it even hotter. This leads to 
a decrease in the effective electron mobility, which in turn causes a decrease in drain 
current and a negative output conductance. Thermal effects on output conductance are 
related to the combined degradations of saturation velocity vs, peak velocity vp, and 
low-field carrier mobility μ due to self-heating in the channel region. A significant 
self-heating effect is often observed in the high power region of the drain current I-V 
characteristics. 
Figure 2.6 shows the measured dc drain current I-V characteristics. The decrease 
of drain current due to self-heating at high current region can be observed. In Figure 
2.7, output conductance as a function of Vds for a 16×125um GaAs MESFET is 
presented. As observed, under high current operation, the self-heating effect leads to 
negative output conductance. 
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Figure 2.6 Measured DC drain current as a function of Vds for a 16×125um GaAs MESFET, 
Vgs=-2.7V~0.5V. 




















Figure 2.7 Output conductance gds Vs. Vds for a 16×125um GaAs MESFET, Vgs=-1.1V~0.5V 
(●Vgs=-1.1V, Vgs=-0.7V, ——Vgs=-0.3V, -----Vgs=0.1V, Vgs=0.5V). 
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2.4.3 Sub-threshold Effect 
When a MESFET is biased near pinch-off, the physical phenomena that dominate 
device performance are different from those that govern device behavior under normal 
operating conditions. The threshold voltage is defined as the applied gate voltage 
under which the channel is completely depleted of free carriers. The classical 
depletion model is derived based on the abrupt depletion approximation. The model 
assumes that the expulsion of free carriers within the depletion region is total and that 
the substrate is a perfect insulator. In reality, however, the transition from depleted to 
neutral region takes place over a few Debye lengths due to the presence of mobile 
carriers at the depletion boundary. Consequently, when the gate-channel and 
channel-substrate depletion regions approach each other within this distance, the 
channel mobile carrier density will decline less rapidly than predicted by the abrupt 
depletion approximation. Using the abrupt depletion approximation leads to 
significant underestimation of the channel mobile carrier density, particularly in the 
sub- and near threshold regions. The noticeable effect of the sub-threshold region is 
the exponential dependence of the drain current on the gate bias. 
Figure 2.8 shows the measured drain current characteristics around pinch-off 
region, for which Vpinch-off equals to -1.21V. As can be seen from the figure, around 
pinch-off region, instead of a sudden cutoff, the drain current gradually goes to zero. 
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Device: 2*150 um GaAs MESFET
 
Figure 2.8 Measured drain current characteristics around pinch-off region, Vpinchoff = -1.21V. 
2.5 Existing Small Signal Modelling Approaches 
Determination of the small signal equivalent circuit parameters is the focus of 
most small signal modelling approaches. Various approaches have been proposed to 
extract extrinsic and intrinsic elements, most of which are based on the so-called 
cold-FET and hot-FET measurement techniques. The small signal parameter 
extraction process can be classified into two categories, the optimization based 
techniques and directly analytical techniques. Typically, they are combined to yield 
accurate results. The primary goal of these techniques is to uniquely determine the 
equivalent circuit elements. 
The intrinsic FET topology is such that a Y-parameter analysis of the equivalent 
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circuit results in relatively simple expressions that can be equated to the measured 
Y-parameter data. Minasian [8] first described such a technique. FUKUI [9] proposed 
an approach to estimate the basic device parameters of the GaAs MESFET in 1979, 
which is still used for the determination of parasitic resistance. Diamant and Laviron 
[10] suggested in their work, that the S-parameters measured at zero drain bias 
voltage can be used for evaluating device parasitics because the equivalent circuit is 
much simpler. Dambrine et al. [11] first combined cold FET and hot FET technique in 
direct determination of both the extrinsic and intrinsic small-signal parameters. This 
approach has been quoted by different researchers. In the work of 
Reynoso-Hernandez et al [12], a technique was proposed to overcome the 
inconsistencies between DC and RF methods. Later, a reliable RF analytical technique 
for extracting parasitic elements of FETs was proposed [13]. Some other analytical 
techniques have been presented in [14-16], [18-21]. Most of the analytical methods 
mentioned above need additional measurements such as DC or/and RF 
characterization under various conditions beside S-parameter measurement under 
normal operating condition. 
The most common solution to determine the elements of the small signal 
equivalent circuit has been through minimizing the difference between measured and 
computed S-parameters versus frequency. Curtice and Camisa [22] used zero drain 
bias voltage condition to optimize the device parasitic parameters. Vaitkus [23] has 
shown that unique values of the circuit elements are difficult to obtain because the 
final optimized values depend on the starting values. To obtain a unique solution of 
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the model parameters, additional measurements [22], a partition approach [24], or an 
automatic decomposition technique [25] have been introduced. But uncertainties still 
exist with respect to the initial value problem. A new MESFET small-signal model 
parameter extraction approach based on optimization with multi-plane data fitting and 
bi-directional search was presented in the work of Lin and Kompa [26], which 
attempts to solve the local minimum problem and has proved to yield good result.Also, 
different optimization approaches have been reported to obtain global minimum. 
Simulated annealing [27] has been used with excellent results for device modelling 
for global minimum, but it takes a long time for the optimization to complete. 
Although much work has been done, the extraction of small signal parameters is 
still a difficult task, especially the problem of how to uniquely determine equivalent 
circuit elements, and how to solve the problem of local minimum. Thus, a reliable 
extraction process needs to be worked out.  
2.6 Existing Nonlinear MESFET Models 
Extensive researches have been done in the field of GaAs MESFET large signal 
modelling. Numerous models have been proposed to account for different aspects of 
device performance. However, modelling of a MESFET device is very complicated, 
and if the model is to be used in a circuit simulator, additional requirements have to be 
imposed on the model formulation. As a result, no single model can meet all 
application requirements. An accurate MESFET model is thus greatly in demand, and 
the interest in this field will continue to grow. 
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There are several requirements for a large-signal MESFET model.  
(i) It should be accurate for all operating conditions. 
(ii) It should accurately describe I-V characteristics and S-parameters as a 
function of bias and frequency.  
(iii) It should observe energy and charge conservation. Also, it should take into 
account such physical phenomena as trap effects and self-heating. The 
model itself and model parameters should be mathematically and 
physically consistent with each other.  
(iv) Device static behavior, small-signal behavior, and large-signal behavior 
predicted by the model should relate to each other with no contradictions. 
The model formulations and their derivatives should provide a continuous 
transition to different operation regions, so as to avoid non-convergence 
problem in circuit simulation especially for designs with increasing 
complexity. 
GaAs MESFET large signal models are usually classified into three categories, 
namely, physically based model [18, 63-70], empirical model [35-62] and table-based 
model [28-34]. Some of the physically based models are very simple and cannot 
describe the volt-ampere and voltage-capacitance characteristics with acceptable 
accuracy. Other popular physically based models, as the BSIM3v3 model, are too 
complicated and may not be as accurate for overall bias conditions. Moreover, 
microwave parasitic effects in GaAs MESFET are not easy physically predictable. 
Table-based models, such as the HP Root model [17], may only be accurate for the 
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characterized structures and measurement conditions. An empirical analytical 
modelling approach is a valid compromise between physical models and data-based 
models, which has been proven successful in GaAs MMIC development. 
Currently, the empirical model is the most preferable approach for microwave 
circuits design and device nonlinear modelling. As shown in the above references, a 
variety of analytical models have been developed. The main differences in all these 
works lie in the empirical equations that describe the DC I-V characteristics and the 
capacitance-voltage relationships of the device. All of these models are capable of 
expressing the device I-V and C-V properties with some success. However, they are 
usually not accurate in certain device operation region. There have been no 
established models so far, thus, new effort to improve the modelling accuracy is still 











  36 
   
Chapter 3                    
Parameter Extraction Technologies for 
GaAs MESFET Small Signal Model 
3.1 Introduction 
The small-signal model of GaAs MESFET is extremely important for microwave 
circuit design. For some circuit designs, the simulation is based on the small-signal 
model, and for others, small-signal simulation is the starting point. Small-signal 
models provide a link between measured S-parameters and the electrical processes 
occurring within the device. Each equivalent circuit element provides a lumped 
element approximation to some aspect of the device physics. A physically meaningful 
circuit topology provides an excellent match to the measured S-parameters over a 
wide frequency range. When equivalent circuit elements are properly extracted, the 
model is valid beyond the frequency range of measurements, thus providing the 
possibility of extrapolating device performance to frequencies beyond measurement 
capabilities of some equipment. Furthermore, accurate small signal modelling is also 
the basis for accurate large signal and noise modelling.  
In this chapter, major issues in small signal equivalent circuit parameter extraction 
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are discussed and both cold-FET and hot-FET techniques are investigated with 
conventional small signal parameter extraction methodologies. For most of these 
traditional small signal modelling methods, the results of some extrinsic parameters 
vary more or less with different biasing conditions, which would decrease the 
accuracy of its s-parameter performance. For example, in the Dambrine’s model [11], 
the calculated parasitic capacitor Cpd varies with the Vgs values under which the 
cold-FET measurement data is collected. Moreover, for all the traditional methods 
using Cold-FET method, a very large forward gate current is adopted, which would 
produce an irreversible damage to the transistor. To solve these problems, a novel 
analytical extraction method for extrinsic and intrinsic FET parameters is proposed. 
This analytical method could eliminate the conventional cold-FET and hot-FET 
modelling constraints and allows an ease in inline process tracking. The resulting 
extrinsic small signal parameters are independent of biasing voltage. In addition, a 
better s-parameter agreement can be achieved compared with the conventional 
methods. 
3.2 De-embedding Technique 
Figure 3.1 shows a typical GaAs MESFET small-signal equivalent circuit. The 
equivalent circuit is divided into the extrinsic parasitic elements and the intrinsic 
device. The extrinsic elements include Cpg, Cpd, Lg, Ld, Ls, Rg, Rd, and Rs, which are 
independent of the biasing conditions. The intrinsic device is enclosed by a dashed 
line box; the intrinsic elements include gm, gds, Cgs, Cgd, Cds, Ri and τ, which are 
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Figure 3.1 GaAs MESFET small-signal equivalent circuit including parasitic elements 
 
As such, it is more convenient to use the admittance (Y) parameters to 
characterize its electrical properties. Once the values of the parasitic components are 
known, their effects on the measured device properties can be eliminated by matrix 
operations. As a result, the intrinsic device Y-parameter (or S-parameter) can be 
derived afterwards. This process is called de-embedding. After de-embedding, 
measured device data can be transferred to the inner device. The de-embedding 
technique is also critical for accurate device measurement. High frequency 
measurements are always influenced by the parasitic components (chip influences, 
packaging, testing fixture). This makes the determination of the model parameters for 
the intrinsic device complicated. It is possible to measure and characterize the 
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parasitic components of the chip, the package of the transistor, or the test fixture alone. 
As the GaAs MESFET extrinsic elements are either in series or in parallel with the 
intrinsic device, the de-embedding of series and parallel parasitic elements forms the 
basis for this procedure.  
 
3.2.1 De-embedding of Series Parasitics (Z-Matrix) 
Figure 3.2 shows the adding of the Z-parameter of the device under test and the 
parasitic Z-matrices. Both Zpara1 and Zpara2 are the Z-matrices of two parasitic 
component networks in series connection with the device under test ZDUT. The 
following relation exists,   





Figure 3.2 Adding of device Z-parameter and the series parasitic elements Z-matrices. 
Once the parasitic components Zpara1 and Zpara2 are known, they can be 
eliminated by subtracting the parasitic Z matrix from the measured data Ztotal. The 
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de-embedding of series parasitics is expressed as in the following expression: 
1 2( )DUT total para para total paraZ Z Z Z Z Z     .          (3.2) 




Figure 3.3 Adding of device Y-parameter and the parallel parasitic elements Y-matrices.      
 
Figure 3.3 shows the adding of the Y-parameter of the device under test and the 
parasitic Y-matrices. Ypara is the Y-matrix of the parasitic components network in 
parallel connection with the device under test YDUT. The following relation exists, 
total DUT paraY Y Y  .                (3.3) 
Once the parasitic components are known, they can be eliminated by subtracting 
the Y matrix Ypara from the measured data Ytotal. The de-embedding of parallel 
parasitics is expressed as in the following expression: 
DUT total paraY Y Y  .                (3.4) 
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3.2.3 A Typical De-embedding Procedure for GaAs MESFET Device Parasitics 
Figure 3.4 summarizes the parasitic de-embedding method for extracting the 
intrinsic device Y-parameters. It has the following procedures:  
(i) Measure the device S-parameters at the extrinsic plane. The device 
S-parameter is denoted as Stotal. 
(ii) Transfer device S-parameter Stotal to Z-parameter Ztotal, and then, subtract Rg 
and Rd, This will remove the series parasitic resistor effects, and the resulting 
Z-parameter is now denoted as Z1. 
(iii) Transfer device Z-parameter Z1 to Y-parameter Y1, and then, subtract Cpg and 
Cpd. This will remove the parallel parasitic capacitor effects, and the resulting 
Y-parameter is now denoted as Y2. 
(iv) Transfer Y-parameter Y2 to Z-parameter, and then, subtract the parasitic 
resistors Rs and the parasitic inductors Lg, Ld, Ls. This will remove series 
parasitic component effects, and lead to Z-parameter Zin of the intrinsic device. 
(v) Transfer the intrinsic Z-parameter Zin to Y-parameter Yin or S-parameter Sin 
whichever is desirable for intrinsic device description. 
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Figure 3.4 De-embedding Method for Extracting the Device Intrinsic Y Matrix 
Z11-Rs-Rg- jωLs Z12-Rs- jωLs
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3.3 Traditional Method for Parameter Extraction 
3.3.1 Cold-FET Techniques 
 
Figure 3.5 Circuit topology of GaAs MESFET with parasitic elements  
Figure 3.5 shows the circuit topology of GaAs small signal model which is most 
frequently used for GaAs MESFET parameter extraction. The extrinsic elements 
include parasitic resistance Rg, Rd, Rs, parasitic capacitance Cpg, Cpd, and parasitic 
inductance Lg, Ld, Ls. Cold-FET techniques determine these parasitic elements from 
S-parameter data measured at various Vgs value, with floating drain condition, i.e. 
Vds=0. 
3.3.1..1 Extraction of Parasitic Resistances and Inductances 
Parasitic resistances and inductances are computed from the measurement of 
S-parameters with DC forward gate bias (Vgs>Vbi>0, Vbi is build-in voltage) and 
floating drain for different Igs currents. Under forward gate bias (Vgs>Vbi>0) 
conditions, the equivalent circuit can be shown as in Figure 3.6. The most widely used 
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model is proposed by Dambrine et al. [11], in which the influence of parasitic 
capacitances Cpg and Cpd are neglected. Thus, a simple model is proposed as below.  
 
 
Figure 3.6 Small-signal equivalent circuit with floating drain at Vgs>Vbi>0 
11 ( )3
ch
s g dy s g




RZ Z R j L    ,                  (3.6) 
22 ( )s d ch s dZ R R R j L L     .              (3.7) 
where chR is the channel resistance under the gate and dyZ  is the equivalent 







j C R    with     dy g
nKTR
qI
               (3.8) 
where n is the ideality factor; k is the Boltzmann constant; T is the temperature; Cg 
is the gate capacitance; and Ig is the DC gate current. As the gate current increases, Rdy 
decrease and Cg increases but the exponential behavior of Rdy versus Vgs is the 
dominant factor; consequently the term RdyCgω tends to zero for gate current densities 
close to 5×107-108 A/m2. Therefore, the real and imaginary parts of the Z-parameter 
turn to these expressions shown below: 
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qI




RZ R  , and                          (3.10) 
22Re( ) s d chZ R R R   .                          (3.11) 
11Im( ) ( )s gZ j L L                            (3.12) 
12 21Im( ) Im( ) sZ Z j L                            (3.13) 
22Im( ) ( )s dZ j L L                            (3.14) 
In the second approach, the effect of parasitic capacitances Cpg and Cpd is 
considered. Therefore, it gives general Z-parameters expressions for GaAs MESFETs 
under forward gate bias (Vgs>Vbi>0) conditions. The corresponding Z parameters are 
expressed as follows [12,13]. 
    2 2 2 211 1 3 1 3 3 3 1 3( ) ( ) ( )( ) ( )pg s pd s g pd pgZ R R C R R L C R j L L C R C R R              
                   (3.15) 
    212 3 2 3 1 3 3 2 3 1 3( ) ( ) ( ) ( )s pd pg s pd pgZ R L C R R C R R j L R C R R C R R                 
                   (3.16) 
    2 2 2 222 2 3 2 3 3 3 2 3( ) ( ) ( )( ) ( )pd s pg s d pg pdZ R R C R R L C R j L L C R C R R              





R n kTR R
qI








RR R                  (3.20) 
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      Real parts of cold-FET Z-parameters are used to determine the parasitic 
resistors. At low frequency (f<5GHz), the  terms in the above equations can be 
ignored. Thus, Re(Zij) depends only on the access resistances. This eventually leads to 





R n kTZ R R
qI




RZ R  , and              (3.22) 
22Re( ) s d chZ R R R   .              (3.23) 
Re(Z12) and Re(Z22) are directly related to Rs, Rd and Rch. For Re(Z11), the 
extraction of the access resistances is achieved by noting that the plot of Re(Z11) 
versus 1/Igs is a straight line. Re(Z11)0 denotes the intercept point of the plot with 
y-axis, where the gate current is large enough to break the gate of transistor. 
It equals to 
11 0Re( ) 3
ch
s g
RZ R R                 (3.24) 
If Rch is ignored, the access resistances are given by 
12Re( )sR Z                 (3.25) 
22 12Re( ) Re( )dR Z Z  , and              (3.26) 
11 0 12Re( ) Re( )sR Z Z  .              (3.27) 
Parasitic inductances are calculated using imaginary parts of the cold-FET 
Z-parameters. They are determined by the following equations. 
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12Im( )
s s
ZL A  ,               (3.28) 
22 12Im( ) Im( )
d d
Z ZL A
  ,              (3.29) 
11 12Im( ) Im( )
g g
Z ZL A
  .             (3.30) 
3 2 3 1 3( ) ( )s pd pgA R C R R C R R                 (3.31) 
2 2 3 1 3( )d pd pgA C R R R C R R               (3.32) 
1 1 3 2 3( )g pg pdA C R R R C R R               (3.33) 
The influence of As Ad and Ag are neglected at low frequency (f<5GHz) as the 
influence of parasitic capacitances Cpg and Cpd is relatively very small under such low 
frequency. Therefore, equations 3.28 to 3.30 will also draw the same conclusion 
shown below with Dambrine’s method. The detailed experiment results will be 
presented next to verify the reasonable approximation.  
12Im( )
s
ZL  ,                (3.34) 
22 12Im( ) Im( )
d
Z ZL 
 ,               (3.35) 
11 12Im( ) Im( )
g
Z ZL 
 .              (3.36) 
A 4×50μm TOSHIBA GaAs MESFET device (gate length 0.18μm) is biased at 
Vgs>Vbi, floating drain condition, the S-parameters are measured and transformed into 
Z-parameters. The real parts of the Z-parameters as a function of frequency are shown 
in Figures 3.7. It is noticed from this figure that at frequencies below 5GHz, Re(Zij) is 
almost constant, its variation with frequency is small. This is as predicted by 
equations 3.25 to 3.27. At low frequencies, the ω terms in equations 3.15 to 3.17 can 
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be ignored. Thus, parasitic resistances are computed from Re(Zij) values in this 
frequency range. Also noted from the figures, when the frequency increases, Re(Zij) 
become frequency dependent. This is because the 2 term in equations 3.22 to 3.24 
can no longer be neglected.  
The imaginary parts of the Z parameters as a function of frequency are shown in 
Figures 3.8. It can be seen that the imaginary parts of Z-parameters increase almost 
linearly with frequency, as predicted by equations 3.34 to 3.36.The plot of Re(Z11) 
versus 1/Igs is shown in Figure 3.9, and as expected by equation 3.25, a straight line is 
observed. 
 































Figure 3.7 Real parts of Z parameters versus frequency, 4×50μm MESFET           
(Vgs>Vbi, floating drain, ---- Z11, —— Z12, ○○○ Z21, ●●● Z22). 
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Figure 3.8  Imaginary parts of Z parameters versus frequency, 4×50μm MESFET     
(Vgs>Vbi, floating drain, ---- Z11, —— Z12, ○○○ Z21, ●●● Z22).       




















Figure 3.9 Real part of Z11 Vs 1/Igs for a 4×50um GaAs MESFET  
(Vgs>Vbi>0, floating drain). 
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3.3.1..2  Extraction of Parasitic Capacitances 
The input and output Cpg and Cpd parasitic capacitance are measured by 
suppressing the conductivity of the channel [11]. As a matter of fact, at zero drain bias 
and for a gate voltage lower than the pinch-off voltage Vp, the intrinsic gate 
capacitance (i.e., under the gate) cancels, as does the channel conductance. Under 
these biasing conditions, the FET equivalent circuit is shown in Figure 3.9.  
 
Figure 3.10 Small-signal equivalent circuit of a FET at zero drain bias voltage and gate 
voltage lower than the pinch-off voltage 
In this figure, Cb represents the fringing capacitance due to the depleted layer 
extension at each side of the gate. For the frequencies up to few giga-hertz, the 
resistances and inductances have no influence on the imaginary part of the Y 
parameters, which can be written as 
11Im( ) ( 2 )pg bY j C C                 (3.37) 
12 21Im( ) Im( ) bY Y j C                (3.38) 
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22Im( ) ( )pd bY j C C                (3.39) 
Thus, the values of these three unknowns Cb, Cpg and Cpd can be obtained using 
equation 3.37 to 3.39. 
11Im( ) ( 2 )pg bY j C C                 (3.40) 
12 21Im( ) Im( ) bY Y j C                (3.41) 
22Im( ) ( )pd bY j C C                (3.42) 
A 2×150 µm and a 2×100µm GaAs MESFET device, are biased at Vgs<Vp, Vds=0, 
the S-parameters were measured and transformed into Y-parameters. The imaginary 
parts of the Y-parameters as a function of frequency are shown in Figures 3.11 and 
3.12 respectively.  































Figure 3.11 Imaginary parts of Y parameters against frequency. Measured at Vds=0, 
Vgs=-5.0V<Vp, 2×150μm GaAs MESFET (---- Y11, —— Y12, ○○○ Y21, --●-- Y22).  
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Figure 3.12 Imaginary parts of Y parameters against frequency. Measured at Vds=0, 
Vgs=-5.0V<Vp, 2×100 μm GaAs MESFET(---- Y11, —— Y12, ○○○ Y21, --●-- Y22). 
As shown in these two figures above, for both devices, at low frequencies (below 
10GHz), the imaginary parts of the Y parameters increase linearly versus frequency. 
This is in good agreement with the assumption that at low frequencies (below 10GHz), 
the influence of parasitic resistances and inductances on Im(Yij) can be neglected, and 
the imaginary parts of Y parameters only depend on the parasitic capacitances. 
3.3.2 Hot-FET Techniques and Optimization Method 
The intrinsic elements of MESFET equivalent circuit are usually determined 
from Hot-FET (Vds>0) S-parameter measurement data after the de-embedding of 
extrinsic elements. Two intrinsic elements extraction approaches based on hot-FET 
techniques are most commonly used. They are analytical and optimization methods. 
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3.3.2..1 Analytical Method 
 
  Figure 3.13 The small-signal equivalent circuit for intrinsic device of GaAs MESFET 
 
In the analytical method, the intrinsic elements are directly derived from the 
intrinsic Y-parameters. Figure 3.13 shows the small signal equivalent circuit for the 
intrinsic device of GaAs MESFET. From this equivalent circuit topology, the intrinsic 
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          (3.43) 
Separating the Y-matrix into their real and imaginary parts, the elements of the 
small-signal equivalent circuit can be determined analytically as follows:  
12Im( )
gd


















       
         (3.45) 
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   112 211 11
Re( )




Y C Y              (3.46) 
     22 2 2 221 21Re( ) Im( ) 1m gd gs ig Y Y C C R            (3.47) 
21 21Im( ) Re( )1 arcsin gd gs i
m
C Y C R Y
g
  
      







                (3.49) 
22Re( )dsg Y                 (3.50) 
3.3.2..2 Optimization Method 
The determination of MESFET equivalent circuit elements with optimization 
based approach is traditionally carried out by minimizing the error function in a way 
that all elements are changed simultaneously and independently by the optimization 
engine until the min. of the error function is reached. As a physically based MESFET 
equivalent circuit model usually consists of a large number of elements (normally>12), 
the optimization may be easily trapped into a local minimum which is a fundamental 
problem in optimization procedures. Lots of work has been done to solve this problem. 
Some approaches focus on the mathematical separation of variables, dividing the 
optimization into several steps. During each step, only some of the elements are 
changed by the optimizer to match the measured data. Other approaches focus on 
reducing the number of optimization variables, for example, using the cold-FET 
method to determine the initial values of extrinsic parasitic elements. 
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3.4 A novel analytical extraction method for extrinsic and intrinsic 
GaAs MESFET parameters 
3.4.1 Introduction 
The small signal FET equivalent circuit plays a pivotal role in the accurate 
characterization and development of the FET large-signal model and can provide 
great insight into the physical matching of the active device. Therefore, great 
emphasis has in recent past been placed in the small-signal equivalent circuit 
parameters extraction [9-26, 71-87]. Numerous techniques of small signal extraction 
methods have been proposed in the literature. These methods include the direct 
extraction method [11], [20], the optimization method or the combined technique of 
both the direct and optimization method [62, 71-85]. 
 Of these methods, the Dambrine model [11] or the improved model by Berroth 
[20] has become the de-facto standard for the extraction of parasitic inductances, 
resistances and capacitances, and it seems to have been widely used irrespective of the 
type of equivalent circuits being adopted. These conventional methods can bring 
permanent damage to the transistor as the result of a very large forward gate current. 
In addition, for these traditional small signal modelling methods, the results of some 
extrinsic parameters vary more or less with different biasing conditions, which would 
decrease the accuracy of its s-parameter performance. In Dambrine model, the 
parasitic capacitances have to be extracted from the linear combination of the 
Y-parameters under Cold-FET modelling, i.e. Vds=0V, Vgs<Vpinch, whereas the 
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parasitic inductances and resistances have to be extracted from the Z-parameters 
under Hot-FET modelling, i.e. Vds=0V, Vgs>Vpinch. Shown in these extensive 
procedures as in [72], it is well noted that unreliable Cpg and Cpd values could be 
obtained after applying the Dambrine’s [11] and White’s model [71]. In this section, a 
novel analytical extraction is presented with better s-parameter performance. The 
exact equation can easily achieve inline process-tracking rather than approximate 
solution, as used in the Dambrine model. The analytical method is a more reliable and 
consistent model that fully removes the required constraints as imposed above and the 
need of optimization in the eventual extraction procedures. 
3.4.2 Novel analytical method 
The intrinsic part of a FET is indicated by the dashed box as shown in Figure 3.1 
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.                   (3.51) 
The extrinsic parameters are closely related to the intrinsic parameters through 
   111inttotal ext pad extZ L Y R Y     ,                      (3.52) 
Where 
g s s s s
ext
s s d s s
R R sL R sL
R
R sL R R sL
        
,                  (3.53) 
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,                                   (3.54) 









    
.                               (3.55) 
To demonstrate our proposed approach, matrix manipulation coupled with total 
and conventional least squares method will be adopted in the subsequent explanation. 
In general, a brute force least squares arrangement of equation 3.52 will usually lead 
to an ill-posed problem, resulting in wrong extraction values for all the extrinsic and 
intrinsic parameters. However, if a simple re-arrangement of equation 3.52 is first 
performed, the influence of the extrinsic inductances can be made more dominant and 
eventually, leading to more accurate extrinsic inductances extraction values. 
    1int int 0total ext pad extZ L Y Y R Y I I      
    1 1int inttotal ext ext total pad ext pad ext pad ext pad extZ R L Z Y R I Y Y L Y R Y I Y L          (3.56) 
From the second column of equation 3.56, we have 
 2 3 2 1111 5 6 7 8 9 10 12
12
2 3
1 2 4 1
total
total
aZ a s a s a a s a s a s asZ aa s a s as
       
   
,         (3.57) 
 2 3 2 1622 5 6 7 13 14 15 17
22
2 3
1 2 4 1
total
total
aZ a s a s a a s a s a s asZ aa s a s as
       
   
           (3.58) 
where 
1 ds sa C L ,                                      (3.59) 
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 ,                                        (3.61) 
4
1 ( ( ))dg ds pd ds d s
pd
a C C C g R R
C







 ,                                          (3.63) 
6 ( )
pg
ds s dg g ds s
pd
C
a g L C R C R
C
   ,                            (3.64) 
7
1 ( )dg pg ds s
pd
a C C g R
C






a C L L
C
 ,                                           (3.66) 






  ,                                             (3.68) 






 ,                                         (3.70) 
13 1da L a ,                                             (3.71) 
14 2da L a ,                                              (3.72) 
5
15 4 d d
pg
aa a L L
C
   ,                                     (3.73) 
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16 3
1 ( )d s
pd
a a R R
C






  .                                       (3.75) 
Re-arranging the real and imaginary terms of equation 3.57 into matrix form, we 
achieve 
         1A K K x A X B     ，                  (3.76) 
where the normalized unknowns     X K x , 1 0.02o
o
Y Z  , max2o f  , 
maxf is the maximum frequency point, 
   12 10 9 8 7 6 5 4 3 2 1 11Tx a a a a a a a a a a a a ,         (3.77) 
  2 3 2 2 1diag 1 1 oo o o o o o o o o o o
o o
YK Y Y Y Y       
    
   (3.78) 
The kth-element of the real and imaginary matrix elements of A   and  B  are 
respectively given as 
11, 12,k k kA A A       ,                             (3.79) 









    
,                                      (3.80) 
where subscript r and i denote respectively the real and imaginary term, N is the 




ff f , for 




11 , 11 ,
11, 3




o o r k i kk k
k
total total
o o i k r kk k k
Z Z f Z Z f
A
Z f Z f Z Z f
         
,            (3.81) 
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11 , 12 , 12 , 12 ,
12,
2 212 ,




o i ktotal total total total




o r ktotal total total total
i k i k r k i kk k k
kk
Z Z




Z f Z Z f Z f
ff
             
     (3.82) 
In general, the measured Z-parameters are often contaminated with measurement 
noise. To alleviate the effect of this noise, a total least squares method [85] will be 
adopted to solve equation (3.79). The total least squares method is simply performed 
by first augmenting equation (3.79) into ;A B    and followed by a singular value 
decomposition on the resultant matrix, i.e. in Matlab® notation,  
   , , ;u v svd A B     . The unknown solution  X is then subsequently assigned 
with the values of the last column of v divided by the last element of v, i.e. in Matlab 
notation, 
  (1: end 1,end) / (end,end)X v v  .             (3.83) 
To improve the condition number of ;A B   , a row pivot coupled with a scaling 
is first performed before the singular value decomposition. The scaling involves 
dividing each column of the augmented matrix with the square root of the sum of the 
square of the column elements. Using equation (3.83), both Lg and Rs can be 














 ,                                          (3.85) 
Similarly, following the same approach as above, equation (3.58) can be recast 
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into the same form as in equation (3.76) with the new unknown being 
   17 15 14 13 7 6 5 4 3 2 1 16Tx a a a a a a a a a a a a ,      (3.86) 
  22 2 2 3 2 2diag 1 o oo o o o o o o o o o o o o o o
o o
Y YK Y Y Y Y Y Y Y Y       
    
 
                    (3.87) 
And the kth element of the real and imaginary matrix elements of the new A    and 
 B  are respectively given as 
11, 12,k k kA A A       ,                             (3.88) 









    





21 , 21 ,
11, 32




o o o r k o i kk k
k
total total
o o o i k o r kk k k
Z Z f Z Z Z Z f
A
Z f Z f Z Z Z Z f
         








21 , 22 , 22 , 22 ,
12,
22 222 ,
21 , 22 , 22 , 22 ,
0
total
o i ktotal total total total




o r ktotal total total total o
o i k i k o r k i kk k k
kk
Z Z
Z Z f Z Z Z f Z f
f
A
Z Z ZZ Z f Z Z Z f Z f
ff
             
   (3.91) 
By augmenting A    and  B , followed by the total least squares method, Ld can be 







X ,                                          (3.92) 
Again, in here, the row pivot with scaling is performed before the singular value 
decomposition so as to improve the condition number. To evaluate the parasitic 
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capacitances and the remaining parasitic resistances, we first evaluate 
            11 1inttotal ext pad extY Z L Y R Y         ,             (3.93) 
and follow by a re-arrangement of equation (3.93) to make the parasitic capacitances 
more dominant for extraction. The steps in doing so are detailed below: 
          int intpad extY Y R Y I Y     .   
         intpad pad extY Y I Y Y R Y                           (3.94) 
From the second column of equation (3.94), we obtain 











Y a s a s C a C a s a s a s
C C
Y C
a s a s C a
C
         
 
,           (3.95) 











Y a s a s C a C a s a s a s a
C C
Y C
a s a s C a
C
          
 
.         (3.96) 
Re-arranging the real and imaginary terms of equation (3.95) into matrix form, we 
achieve 
         1C W W x C X D     ,                    (3.97) 
where the new normalized unknowns     X W x , 
  2 3 2diag 1o o o o o o o o oW Y Y Y         ,              (3.98) 
  7 6 5 11 6 5 16 21T pd pdpd pd pd pd pd
pg pg
C C
x C a C a C a C a a a C a a
C C
     
     (3.99) 
and the kth element of the real and imaginary terms of the C    and  D  are 
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respectively given in terms of the Y-parameter elements as 
11, 12,k k kC C C       ,                             (3.100) 








    














          ,                         (3.102) 
    
    
2
11 , 11 , 11 , 12 , 12 , 12 ,
12,
2
11 , 11 , 11 , 12 , 12 , 12 ,
o r k i k r k r k r k o i kk k k
k
o i k r k i k i k i k o r kk k k
Z Y Y f Y Y f Y Z Y f
C
Z Y Y f Y Y f Y Z Y f
                .    (3.103) 
Using the scaled row pivoting, and the total least squares method as outline above, the 







X .                                        (3.104) 
Similarly, by recasting equation (3.96) in the same form as equation (3.97), we have 
         1E P P x E X F     ,                     (3.105) 
where the normalized unknowns    X P x ,  
  2 3 2diag 1 1o o o o o o o oP Y Y         ,              (3.106) 
  3 4 2 1 11 6 5 16 21T pd pd pdpd pd pd pd pd pd
pg pg pg
C C C
x C a C a C a C a C a a a C a a
C C C
                     
(3.107) 
and the kth element of the real and imaginary terms of the E    and  F  are 
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respectively given in terms of the Y-parameter elements as 
11, 12,k k kE E E       ,                             (3.108) 








    














        
,                          (3.110) 
    
    
2
21 , 21 , 21 , 22 , 22 , 22 ,
12,
2
11 , 21 , 21 , 21 , 22 , 22 ,
o r k r k r k r k i k o i kk k k
k
o i k i k i k i k r k o r kk k k
Z Y Y f Y Y f Y Z Y f
E
Z Y Y f Y Y f Y Z Y f
               
  (3.111) 
Using the scaled row pivoting and the outlined total least squares method mentioned 






X .                                   (3.112) 
 Having extracted the parasitic capacitances, its contribution to the Y-parameter 
can thus be removed through either 
        1 1intpad extZ Y Y R Y       , 
        int 0extY Z R I    ,                             (3.113) 
or 
      11 1intpad extY Y Y R Y           
     int 0extI Y R Y Y          ,                        (3.114) 
From equation (3.113), the 1st matrix element of the 1st column will result in 
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11 1 2 5 3 4
21
1 5
1Z s b s b b s b sb
Z
s b s b
      ,            (3.115) 
where 
1 dg gs ib C C R ,                                    (3.116) 
2 gsb C ,                                        (3.117) 
 3 2 5s g ib b L b R R  ,                            (3.118) 
 4 2 g s ib b R R R   ,                           (3.119) 
5 dgb C .                                       (3.120) 
Taking the sum of the squares of the real and imaginary terms of equation (3.115) 
and imposing the derivative of each unknown to be zero, we arrive at the following 
expression: 
    TA X B ,                                 (3.121) 
where 







11 , 21 ,
1








r k r kk
k
N






















,                        (3.123) 
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A Q f Z Q
Q Q Q

       























       


,              (3.125) 
  
     
3




11 , 11 , 21 , 11 , 11 , 21 ,
1
N
r k i k i k r kk
k
N
i k i k i k r k r k r kk
k
f Z Z Z Z
Q
f Z Z Z Z Z Z


         


,        (3.126) 
     4 313 11 , 21 , 21 , 11 ,
1 1
N N
r k r k i k i kk k
k k
Q f Z Z f Z Z
 
       ,                (3.127) 
     
 
3 2




11 , 11 ,
1 1
N N
i k i k r k r kk k
k k
N N
i k r kk k
k k
f Z Z f Z Z
Q
f Z f Z
 
 
         
 
 





















       


,                               (3.129) 
By solving the unknowns from equation (3.121), the unknowns Cdg , Cgs , Ri , Rg 














 ,                                       (3.132) 
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 5g s i
gs o
XR R R









 ,                                  (3.134) 
Similarly, from the 1st element of the 2nd column of equation (3.114), we obtain 





Y s a b s b b b sb b
Y
s a b sb
      ,           (3.135) 
where 
 6 1 ds d sb g R R   ,                             (3.136) 
 
 7 1
ds s dg d ds d s
ds d s
g L C R C R R
b
g R R
     ,                (3.137) 
8 ds s dg g ds sb g L C R C R   ,                             (3.138) 
 9 1 ds sds d s
g Rb
g R R
   ,                               (3.139) 
Use the same least squares approach outlined as above, we re-formulate equation 
(3.135) into 
    TA X B ,                                 (3.140) 
Where 
  29 7 8 6 5 6 1 6/ / /o o o oX b b b b b b a b       ,            (3.141) 
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A Q f Z Q
Q Q Q

        
 ,                       (3.143) 
  
   
2




11 , 12 , 11 , 12 , 12,
1 1
N N
k i k r k r k i kk
k k
N N
i k r k r k i k kk k
k k
Y f Y Y Y Y
Q
f Y Y Y Y f Y
 
 
       
 
 
     (3.144) 




i k i k r k r kk
k
Q
f Y Y Y Y

      
,                    (3.145) 
















f Y Y Y Y Y Y


          


,       (3.146) 
   
   
2 3




11 , 11 , 12 , 11 , 12 ,
1 1
N N
r k r k i k i k r kk k
k k
N N
r k i k r k r k i kk k
k k
f Y f Y Y Y Y
Q
f Y f Y Y Y Y
 
 
       
 
 
,               (3.147) 
   
   
2 3




11 , 21 , 11, 12,
1 1
N N
i k i kk k
k k
N N
i k i k k kk k
k k
f f Y Y
Q
f Y Y f Y Y
 
 
          
 
 
.              (3.148) 
By solving the unknowns from equation (3.140), the unknowns Cds , gds and Rd  can 
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ds dg g ds s
s
C X
g C R C R
L X
     
,                (3.150) 
4





                           (3.151) 
The unknown gm is found through the total least squares solution of the following 
expressions: 
  ;TU V svd A B   
     
      
2
int int int int
21 , 12 , 21 , 12 ,
3
int int int int






i k i k r k r kk
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r k r k i k i kk k
f f Y Y Y Y
svd
ff f Y Y Y Y
                      





 .                                         (3.153) 
The unknown τ can be obtained through the conventional least squares solution of  










     
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3.4.3 Numerical results and discussion 
The proposed algorithm can be easily implemented using the Matlab 7.0 software 
on a personal computer (Pentium IV or above). First, to test the validity and accuracy 
of this new analytical modelling method, three different types of TOSHIBA® GaAs 
MESFETs, namely, 2×150μm, 8×150μm and 16×150μm have been adopted in this 
study.  S-parameters from 1GHz up to 30GHz are measured under a wide biasing 
range of Vgs=-2.0~0.5V, Vds=0.0~4.0V. The new analytical method and the 
commonly adopted conventional Dambrine’s method [11] are used for their parasitic 
and intrinsic elements determination. Parasitic elements’ values of three GaAs 
MESFETs extracted from these two methods are displayed in Table 3.1, Table 3.2 and 
3.3, respectively. In addition, the parasitic and intrinsic values extracted from 
Dambrines’s method. 
 
Table 3.1 Parasitic Elements Extracted from 2×150μm GaAs MESFET 
New Analytical  Method 
Cpg (fF)   Cpd (fF)   Lg (pH)   Ld (pH)   Ls (pH)    Rg (Ω)   Rd (Ω)   Rs (Ω) 
177.72    86.62     85.43     23.20    15.01      1.68    0.78    0.33  
Dambrine’s Method 
Cpg (fF)   Cpd (fF)   Lg (pH)   Ld (pH)   Ls (pH)    Rg (Ω)   Rd (Ω)   Rs (Ω) 
208.84    56.15     88.86    19.87     15.26      1.43    0.91     0.35  
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Table 3.2 Parasitic Elements Extracted from 8×150μm GaAs MESFET 
New Analytical  Method 
Cpg (fF)   Cpd (fF)   Lg (pH)   Ld (pH)   Ls (pH)    Rg (Ω)   Rd (Ω)   Rs (Ω) 
190.86    91.65     84.31    62.75     11.36     1.25     0.92    0.38 
Dambrine’s Method 
Cpg (fF)   Cpd (fF)   Lg (pH)   Ld (pH)   Ls (pH)    Rg (Ω)   Rd (Ω)   Rs (Ω) 
233.15    75.68     83.94    60.17     12.13     2.08     0.77    0.53 
 
Table 3.3 Parasitic Elements Extracted from 16×150μm GaAs MESFET 
New Analytical  Method 
Cpg (fF)   Cpd (fF)   Lg (pH)   Ld (pH)   Ls (pH)    Rg (Ω)   Rd (Ω)   Rs (Ω) 
210.86    69.51     85.81     84.32     7.15     0.72     1.96    0.43 
Dambrine’s Method 
Cpg (fF)   Cpd (fF)   Lg (pH)   Ld (pH)    Ls (pH)   Rg (Ω)   Rd (Ω)   Rs (Ω) 
149.39    23.89     86.95     82.17     8.06     0.64     1.62    0.85 
 
Intrinsic elements calculated from these two methods are shown in Table 3.4 to 
3.6, the calculation is under the biasing condition Vgs=0.0V, Vds=5.0V. 
As shown in Tables 3.4 – 3.6, for the intrinsic elements extraction of GaAs 
MESFETs, negative values can be observed for Cds from the traditional method. 
However, these negative values had no physical meaning, thus cannot be used in 
circuit simulation. In contrast, the new approach leads to reasonable results for 
parasitic element values. The results for parasitic element values from the two 
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methods differ mainly in two capacitors Cpg and Cpd. As mentioned earlier, extrinsic 
small signal parameters are independent of biasing voltage. Therefore, the stabilities 
of these two extrinsic capacitors will be investigated later for multiple biasing points 
to show that the new approach gives a better extraction for both Cpg and Cpd than the 
traditional method.  
 
Table 3.4 Intrinsic Elements Extracted from 2×150μm GaAs MESFET 
                     (Vgs=0.0V, Vds=5.0V) 
 
 New Analytical Method 
  Cgs (fF)    Cgd (fF)    Cds (fF)    Ri (Ω)    gds (mS)    gm (mS)    τ (pS) 
 329.91      22.74     42.75     2.53      6.55       92.93    0.054 
Dambrine’s Method 
 Cgs (fF)    Cgd (fF)    Cds (fF)    Ri (Ω)    gds (mS)    gm (mS)    τ (pS) 
    329.18      22.73     -10.68     2.61      6.34      91.82    0.054 
 
 
Table 3.5 Intrinsic Elements Extracted from 8×150μm GaAs MESFET 
                    (Vgs=0.0V, Vds=5.0V) 
 
New Analytical Method 
 Cgs (fF)    Cgd (fF)    Cds (fF)    Ri (Ω)    gds (mS)    gm (mS)    τ (pS) 
 1617.14    113.06    114.76     1.35      18.80      397.05    0.055 
Dambrine’s Method 
Cgs (fF)    Cgd (fF)    Cds (fF)    Ri (Ω)    gds (mS)    gm (mS)    τ (pS) 
1623.79     113.14     -77.37    1.86      18.24      398.95    0.055 
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Table 3.6 Intrinsic Elements Extracted from 16×150μm GaAs MESFET 
                 (Vgs=0.0V, Vds=5.0V) 
 
New Analytical Method 
 Cgs (fF)    Cgd (fF)    Cds (fF)    Ri (Ω)    gds (mS)    gm (mS)    τ (pS) 
 2787.98     263.58    345.12     0.59      41.6       942.56    0.055 
Dambrine’s Method 
 Cgs (fF)    Cgd (fF)    Cds (fF)    Ri (Ω)    gds (mS)    gm (mS)    τ (pS) 
 2783.41     257.64    163.22     0.87      44.7       985.06    0.055 
      
Figure 3.14 to 3.16 show the comparison between the modeled and the measured 
S-parameter. Equivalent circuit element values use the results calculated from the 
novel analytical modelling method. It can be seen that the modeled S-parameter is in 
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Figure 3.14 Measured (circle) and simulated (solid) S-parameters (2*150um GaAs MESFET) 
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Figure 3.15 Measured (circle) and simulated (solid) S-parameters (8*150um GaAs MESFET) 
 





















































































Figure 3.16 Measured (circle) and simulated (solid) S-parameters 
(16*150um GaAs MESFET) 
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Tables 3.7 to 3.9 give the RMS error of the modeled S-parameter by the new 
method and Dambrine’s method. The biasing range is Vgs=-2.00.5V, Vds=0.04.0V, 
totally 285 biasing points are taken within this range, and the frequency range is from 
1GHz to 30GHz. It can see from Table 3.7 to 3.9, the RMS error of S11, S12, S21 and 
S22 are all very small for the new analytical method investigated over a wide 
operating range. Compared with Dambrine’s model, it is clear that the new method 
gives a better fitting performance in the S-parameter description of GaAs MESFETs. 
 
Table 3.7 RMS Error of Modeled S-parameter for 2×150µm GaAs MESFET, Equivalent 
Circuit Elements Extracted from Dambrine’s and new analytical methods 
Vgs=-2.0-0.5V, Vds=0.0-4.0V, f=1-30GHz 
 
  
                          S11             S12            S21          S22   
 
Dambrine’s Method         0.012         0.033         0.046        0.305 
 
 
New Method               0.006         0.011         0.008        0.017 
 
 
Table 3.8 RMS Error of Modeled S-parameter for 8×150µm GaAs MESFET, Equivalent 
Circuit Elements Extracted from Dambrine’s and new analytical methods 
Vgs=-2.0-0.5V, Vds=0.0-4.0V, f=1-30GHz 
 
                                           
S11            S12           S21         S22   
 
Dambrine’s Method         0.019          0.024        0.021      0.232 
 
New Method               0.007            0.012        0.008      0.016 
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Table 3.9 RMS Error of Modeled S-parameter for 16×150µm GaAs MESFET, Equivalent 
Circuit Elements Extracted from Dambrine’s and new analytical methods 
Vgs=-2.0-0.5V, Vds=0.0-4.0V, f=1-30GHz 
 
                                            
 S11          S12          S21        S22   
 
Dambrine’s Method          0.021       0.044        0.024     0.031 
 
New Method                0.016       0.016       0.013      0.011 
 
To test the reliability of the algorithm, the same TOSHIBA® 2×150μmGaAs 
MESFET device was used in the investigation. S-parameter measurement was taken 
from 1 to 10 GHz under three different Vgs biasing voltage, -5.0V, -2.0V, –1.7V, 
–0.8V, –0.4V, and –0.2V. Parasitic capacitances Cpg and Cpd are calculated based on 
the traditional method and the new analytical method, the result is shown in Figures 
3.17. It can be seen from this figure, calculated Cpg and Cpd values using the 
Dambrine’s method cannot keep constant with the variation of frequency and biasing 
conditions. In contrast, reasonable and consistent parasitic capacitances achieved from 
our new method are almost independent with frequency and Vgs, which proves the 
accuracy and stability of this novel approach.  
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Cpg - Dambrine’s Method
 
(a) 
























Cpd - New Analytical Method
 
(b) 
Figure 3.17 Calculated Cpg and Cpd (a) by Dambrine’s Method (Vds=0.0V, —— Vgs=-5.0V, 
-----Vgs=-2.0V, --●-- Vgs=-1.7V). (b) by new analytical Method (Vds=0.0V, —— 
Vgs=-0.8V, -----Vgs=-0.4V, --●-- Vgs=-0.2V). 
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Figure 3.18 Calculated results for gm vs. biasing condition 
(a) New analytical method (b) Dambrine’s method. 
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Figure 3.18 shows the extracted gm versus biasing voltage. The result for the new 
analytical method is shown in Figure 3.18 (a) whilst Figure 3.18 (b) shows the result 
for the traditional Dambrine’s method. It can be seen from Figure 3.18 (a), that the 
calculated result of gm is reasonable, and no unusual result that is against real device 
operation is observed. But from Fig 3.18 (b), there is overlapping of gm in the linear 
and knee region, which cannot be observed in real device operation. Thus, from the gm 
result, it can be concluded that the new analytical method is more appropriate for 
large-signal modelling as compared with the conventional extraction method. 
 
 













Lg (nH) 0.18 0.18 7.9e-10  0.10  0.10 2E-10 
Rs (Ω) 0.13 0.13 8.6e-4 0.83 0.83 5.4E-4 
Ld (nH) 0.22 0.22 2.1e-9 0.18 0.18 9E-10 
Cpg (pF) 0.06 0.06 1.3e-8 0.17 0.17 5.6E-8 
Cpd (pF) 0.06 0.06 7.0e-8 0.17 0.17 1.4E-7 
Cdg (pF) 0.021 0.021 1.0e-7 0.014 0.014 2.4E-6 
Cgs (pF) 0.3 0.3 2.8e-7 0.33 0.33 2.5E-6 
Ri (Ω) 0.29 0.29 2.4e-5 1.9 1.9 6.1E-5 
Rg (Ω) 0.5 0.5 1.9e-4 1.8 1.8 3.0E-4 
Ls (nH) 0.057 0.057 1.0e-8 0.071 0.071 4.0E-7 
Cds (pF) 0.011 0.011 5.3e-8 0.044 0.044 6.7E-6 
gds (Ω-1) 1.5E-3 1.5E-3 3.9e-5 3.6E-3 3.6E-3 9.8E-5 
Rd (Ω) 1.0 1.0 1.1e-4 1.38 1.38 1.2E-3 
gm (mS) 55 55 1.2e-4 84 84 2.2E-4 
τ (pS) 2.5 2.5 6.9e-6 2.0 2.0 9.0E-6 
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To test the convergence ability of this algorithm, two different Excelics® 
semiconductor transistors, namely, EPA018A and EPA025A, have been investigated. 
The EPA018A is extracted under Vds=6V, Ids=0.5Idss whereas the EPA025A is 
extracted under Vds=8V, Ids=0.5Idss. These two sets of resulting S-parameters are then 
calculated from their equivalent circuit whose parameters are provided by the official 
datasheet [88]. The extracted parameter values are given in Table 3.10. The provided 
parameters values adopted from Excelics [88] are also reproduced in Table 3.10 for 
comparison. As shown in Table 3.10, all the extracted parameters’ values for all the 
transistors are very close to the furnished parameters values from Excelics [88]. The 
worst case errors for all the parameters’ values are, in general, all less than 1%. 
 In the error testing phase, the new analytical extraction method is validated with 
input data subject to the artificial measurement errors. In this experiment, Monte 
Carlo methods (or Monte Carlo experiments) [116], which is a class of computational 
algorithms that rely on repeated random sampling to compute their result, are adopted 
to add the uniformly distributed random errors to the S-parameter measurement data. 
Figure 3.19 shows the plot of its extraction output errors vs. artificially added 
measurement errors. From this illustration, although the output errors increase rapidly 
with the adding errors, the output parameter values still remain credible (less than 1%) 
even the maximum measurement errors reach to 6%, which is far beyond the industry 
measurement standard specification. Therefore, our new analytical extraction method 
based on least squares method is very robust against measurement errors.  
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Figure 3.19 Extraction errors of all EC elements vs. maximum measurement errors  
for the new analytical extraction method 
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3.5 Conclusion 
In this Chapter, major issues of the small signal modelling of GaAs MESFETs are 
discussed, which include de-embedding techniques, and the determination of small 
signal model parameters. For the first time, a novel analytical approach for extracting 
all the 15 equivalent circuit elements for FET devices has been proposed. In contrast 
to the conventional approach, no subsidiary circuit such as Cold-FET or Hot-FET has 
been adopted. Comparisons of S-parameter performance in a wide frequency range 
have subsequently been presented together with the stabilities of parasitic capacitors 
to verify the better prediction of this novel analytical extraction approach. Reasonable 
and precise transconductance achieved from this novel method also prove its accuracy 
and stability. Furthermore, in the error testing phase, this novel method is robust 
against measurement errors.  
On the other hand, the conventional lumped models, based on simple linear rules 
or completely empirical expressions, may not be sufficiently appropriate at relatively 
high operating frequencies due to its frequency-independent equivalent circuit. 
Therefore, a novel distributed modelling approach for GaAs MESFET will be 
proposed in the next chapter for modern MMIC design. 
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Chapter 4                          
A New Distributed Small-Signal Model for 
GaAs MESFET/HBT 
In this chapter, a novel distributed small-signal model for GaAs MESFET at 
millimetre-wave frequencies is proposed with the aim of providing an accurate and 
efficient tool for microwave device/MMIC design. This new approach is based on 
precise electromagnetic simulation and RF circuit analysis of the electron device with 
distributed cells. As the similarity of issues, this novel method can also be adopted for 
GaAs HBT small signal modelling. For the first time, the values of the entire GaAs 
MESFET and HBT intrinsic model elements used in the active elementary cells can be 
extracted through the quasi-optimization method and explicit analytical expressions. 
Good agreement between the measured and the simulated results has been 
demonstrated. This model also allows the designer to have better control over the whole 
transistor design. Furthermore, it serves as one of the valuable steps towards global 
modelling of millimeter-wave devices and circuits.  
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4.1 Introduction 
In recent years, the increasing demands for high performance communication 
systems require MMICs to operate at higher frequencies. The continuous pressure 
toward low cost microwave communication products has eventually led to a continuous 
increase of integration density of MMICs. Meanwhile, with this increase of operation 
frequencies for MMICs, a more complete and accurate millimeter-wave active device 
modelling is thus needed. The increase of operating frequencies makes the geometry 
of the millimeter-wave active devices more compatible with the wavelength. As such, 
wave propagation and electromagnetic interaction must be included in the model in 
order to account for their important influences on the device’s electrical performance 
[90]. The increment of integration density of MMICs also adversely affects the 
device’s normal electrical performance. The unwanted effects such as the 
electromagnetic coupling and the unintended radiation must be accurately modeled at 
higher frequencies.  
 
 
 Figure 4.1 Various kinds of TOSHIBA GaAs MESFETs 
(A) 2-finger; (B) 8-finger; (C) 16-finger 
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As shown in Figure 4.1, take various kinds of TOSHIBA GaAs MESFETs for 
instance, the coupling and lossy effects provided by their large via-holes connected to 
souce and the multi-finger coupled transmission lines must be taken into account in 
their small-signal models for  accurate high-frequency performance predictions. 
In practical MMIC design, the task to accurately predict actual behaviour of 
these microwave active devices with large layout structure and operating at 
millimetre-wave frequencies is very crucial and challenging. A distributed 
characterization of the active device geometry is thus inevitable. In addition, a robust 
scaling ability of the microwave active devices should be investigated in order to 
provide an accurate behaviour of the microwave active device as the functions of their 
layout sizes and finger numbers. The reduction of cost and time in MMIC 
development is imperative and always requires that the MMIC performance can be 
optimized efficiently to meet the circuit specifications in a possibly short time. 
Therefore, a good active device modelling method for MMIC design should provide 
the designers with the ability to optimize the metallic layouts or finger numbers of the 
active devices without any geometric limitations. Conventional approach, which 
adopts the lump elements modelling technique, is unable to accurately predict the 
device characteristic for different large layout structure. The distributed effects of the 
fingers and its surrounding are often neglected in the conventional lump element 
approach and there is no efficient way to optimise the individual fingers using the 
lump element approximation. The lump element model is also unable to allow the 
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inclusion of actual GaAs transistor metallic topology, material stratification and the 
losses in the dielectric and metallization for the simulation. 
Different distributed microwave active device models were proposed in the 
literature to take into account the inherent electromagnetic wave effects.  Several 
global microwave active device models have been proposed, which have robust 
prediction and optimization capabilities. Some authors [91-93] have developed 
distributed semiconductor device models which have combined complex 
semiconductor transport models with full-wave solution of Maxwell’s equations. The 
key aspect of such a modelling method is how to couple Maxwell’s equations with the 
semiconductor hydrodynamic equations. Several techniques such as FDTD method 
[94] have been adopted to solve this problem. Another approach for the distributed 
model is to present the active device area studied as a cascade of elementary cells, 
which are fed by lumped passive networks [95, 96]. This method is applicable to 
MMIC CAD, and can include electromagnetic signal propagation along the device 
passive structure. A hybrid method that consists of the integration of the equivalent 
circuit model and the full-wave model has also been proposed in [90] and [97]-[101]. 
In such a method, a commercial electromagnetic simulator is adopted to analyse the 
complex electromagnetic phenomena of the device extrinsic passive part, while the 
equivalent circuit is used to describe the linear or nonlinear behaviour of the device 
intrinsic active part. The most important aspect of this method is that the measured 
data, the electromagnetic simulation results and the scattering parameters of the 
intrinsic active part are linked through matrix manipulations.  
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With the continuous improvements of MMICs, one of the new trends for the 
simulation of complex microwave structure is the “global approach” [91, 92], which 
couples an electromagnetic analysis and a microwave circuit simulation. Similarly, a 
new concept, termed the “global modelling” [91, 92], which is related to the active 
device modelling for MMIC design, has been highlighted and studied continuously. In 
order to overcome the problems brought by various conventional device modelling 
methods and apply the new concept of “global modelling”, a novel global and 
complete approach to characterize the small-signal performance of GaAs MESFET is 
proposed in this chapter. Regarding the trade-off between simulation accuracy and 
model development efficiency, we use MoM method in commercial software such as 
IE3D to rigorously characterize the GaAs MESFET extrinsic domain. A “multi-port 
connection method” [89] is subsequently applied to link the scattering parameters of 
the extrinsic and intrinsic domains. Next, an equivalent circuit element extraction 
technique for determining the intrinsic small-signal model elements is developed. A 
comparison of the S-parameters between the measured and simulated data has shown 
good agreement by using our proposed technique. Moreover, the new method is able 
to accurately predict the unknown electrical responses of other new FET transistors 
which strongly differ in device geometry. 
The main objectives of our proposed model are to enhance model synthesis 
capability and to raise accuracy of model fitting performance. The accuracy of our 
modelling method enables the inclusion of actual GaAs transistor metallic topology, 
material stratification and the losses in the dielectric and metallization. Due to the 
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scaling capability of our model, the actual performance of some new large-sized GaAs 
MESFET transistors can be predicted.  Furthermore, optimization ability of our 
method should provide MMIC designers with more freedom to choose a GaAs 
transistor with arbitrary device geometry, which can be separately adjusted and 
simulated without any geometric limitations. Through the global modelling approach, 
the process engineer can now have a greater freedom to experiment with new 
materials and its effect can thus be included automatically in the EM simulation. In 
addition, because of the similarity in the issues, this novel method can also be adopted 
for GaAs HBT small signal modelling, which will also be presented later in this 
chapter. 
4.2 The New Distributed Modelling Method 
4.2.1 The basic structure of the novel distributed small-signal model 
This new distributed small-signal model is based on accurate electromagnetic 
simulation and RF circuit analysis of the electron device with distributed cells. It can 
be separated into two parts: extrinsic passive part and intrinsic active parts. Here uses 
a typical MESFET layout for example to demonstrate the whole modelling procedures. 
As shown in Figure 4.2, the distributed GaAs MESFET small-signal model consists of 
two separated parts, i.e. extrinsic passive and intrinsic active parts. Extrinsic part 
includes the whole metallic structure of the transistor device, whilst the intrinsic part 
refers to several active elementary cells to model the semiconductor electrical 
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behaviours of the device fingers. The intrinsic part, which located under the metallic 
finger as a multi-layer semiconductor structure, is interconnected with the extrinsic 
part by means of some internal ports named “local access points” [98].  
 
Figure 4.2 A typical MESFET transistor layout and an equivalent representation of the FET 
extrinsic and intrinsic parts 
 
The extrinsic part, which models the electromagnetic effects in the extrinsic 
region, is shown in figure 4.2. Here use 2-finger GaAs MESFET device for example. 
In the proposed method, first describe the extrinsic passive structures of the transistor 
with IE3D through its geometric parameters of the device GDS files provided by the 
foundry. Then divide the whole passive structure into several multi-ports models: 
input part, FET stripe channels and output part, whose dimensions are identically the 
same with the measured 2-finger GaAs FET layout. The extrinsic passive structure of 
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a GaAs MESFET is characterized in terms of multi-port S-parameters, instead of the 
conventional lumped element approach, by means of a global full-wave 
electromagnetic simulation. Meanwhile, sufficient fine mesh cell is needed to prevent 
unambiguous oscillatory waveform. The other multi-finger GaAs MESFETs/HBTs are 






Figure 4.3 Extrinsic part of 2-finger GaAs MESFET  
 
The extrinsic part enables the inclusion of actual GaAs transistor metallic 
topology, material stratification and the losses in the dielectric and metallization. The 
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benefits of electromagnetic simulation are that it not only takes into account the 
influence of elements located near the active device and notably the source via-holes, 
but also permits the prediction of the behaviour of devices with various gate widths. 
Due to the scaling capability of our model, the actual performance of some new 
large-sized GaAs MESFET transistors can be predicted. 
The intrinsic part of this model, as mentioned before, is the active semiconductor 
channel region under the metallic structure of the transistor. As shown in Figure 4.4, 
the intrinsic part of GaAs MESFET is modelled with the equivalent circuit under its 
metallic structure within the dashed box. For GaAs HBT, a standard hybrid- 
equivalent circuit for bipolar transistor small-signal modelling is used to describe the 
electrical response of the intrinsic active part of a HBT transistor. The equivalent 
circuit of its intrinsic part is also shown under the fingers of GaAs HBT in Figure 4.5. 
The s-parameters of these intrinsic active parts of GaAs MESFETs and HBTs can be 
easily obtained through the multi-port connection method which will be introduced in 
the next section. Two novel extraction methodologies for the components of intrinsic 
active parts of GaAs MESFETs and HBTs will also be presented later in this chapter. 
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Figure 4.4 Intrinsic part of a GaAs MESFET (indicated within the dashed box) 
 
    
Figure 4.5 Intrinsic part of a GaAs BJT (indicated within the dashed box) 
Intrinsic Part of   
A GaAs MESFET 
  94 
   
4.2.2 Electromagnetic Analysis of Extrinsic Part of GaAs Transistor Structure 
In this method similar to [100, 101], the commercial electromagnetic simulator 
software IE3D has been used to obtain the S-matrix for the extrinsic part of the 
transistor structure, which can replace the lumped extrinsic elements. In this way, both 
parasitic capacitances and inductances related to the internal access points and 
connection lines have been naturally taken into account. As shown in Figure 4.6, each 
active elementary cell (AEC) is formed by three “local access points” placed on gate, 
drain and source electrodes for the same transistor finger group. Moreover, each of the 
AEC is characterized by the same intrinsic lumped-element equivalent circuit model. In 
order to connect the electromagnetic simulation results with the small-signal model of 
the active elementary cell, “internal access points” in each device finger must be 
included in the device layout for electromagnetic simulation in IE3D. Therefore, the 
S-matrix calculated by electromagnetic simulation must include the general input 
/output terminals and all the “internal access points”. In Figure 4.6, ports 1 and 2 are 
general input and output terminals for the whole GaAs MESFET. Ports 3, 3’, 4, 4’, … 
and 2n+2, 2n+2’ are different “internal access points” for the following analysis 
procedures, where n is the number of AEC.  
  95 
   
 
Figure 4.6 GaAs MESFET with active elementary cells (AECs)          
In this novel distributed model, the passive structure of the transistor is 
characterized through its scattering matrix, SEM, which is computed by means of 
electromagnetic simulation on the basis of device geometry and material parameters. 
Thus, electromagnetic propagation and coupling effects are considered for the passive 
structure. All the active elementary cells are described by the same scattering matrix, S, 
which can be identified once the FET transistor total scattering matrix, SM, has been 
measured.  
So, we have 
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.           (4.2) 
The matrices, EMAS , EMBS , EMCS  and EMDS , are obtained by the matrix 
decomposition of EMS . The dimension of EMAS  is 2 by 2, EMBS  is 2 by 2n, EMCS  
is 2n by 2 and  EMDS  is 2n by 2n. 
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The dimension of pcS  is 2 by 4n, cpS  is 4n by 2, ccS  is 4n by 4n and  TS  is 2n 
by 2n. And  
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.         (4.6) 
In here, I is an identity matrix with dimension of 2n by 2n. 
Finally, we can derive equations (4.7) and (4.8) below from equations (4.3) to 
(4.6) 
cpccpcppMp SSSSSS
1)(   ,                                   (4.7)  
and 
1 1 1( ) ( ) ( )EMA EMB EMD T EMD EMC M EMB EMD EMCS S S S S I S S S S S
                  (4.8)  
Based on equations (4.7) and (4.8), we can derive the scattering matrix S , for the 
intrinsic active part of GaAs MESFET at each frequency point. 
4.2.3 Extraction Methodology for Intrinsic Active Part of GaAs MESFET 
After s-parameter matrix of the intrinsic part has been derived, in this section, 
with the existing s-parameter matrix, the determination for each intrinsic component 
of the transistor will be discussed. As shown in figure 4.7, a standard small-signal 
equivalent circuit for MESFET active elementary cells is used to describe the 
electrical response of the intrinsic active part of a MESFET transistor.  
In the equivalent circuit, drain resistance Rd and source resistance Rs have been 
included as parasitic model elements, because other external inductances and 
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capacitances in the conventional equivalent circuit can be fully taken into account by 
full-wave electromagnetic simulation [38]. As mentioned before in Chapter 2.2.2, 
although these two resistors are normally considered to be constant in commonly used 
models, investigation and measurements show a slight bias dependent behaviour of 
these resistances.  
 
Figure 4.7 Equivalent Circuit of Active Elementary cells (AECs) 
 
Normally there are two most common solutions to determine the elements of 
the intrinsic part of transistors. One is the optimization method and other is analytical 
method. The determination of MESFET equivalent circuit elements with optimization 
based approach is traditionally carried out by minimizing the error function in a way 
that all elements are changed simultaneously and independently by the optimization 
engine until the minimum of the error function is reached. However, from Figure 4.7, 
the adopted physically based microwave MESFET equivalent circuit model consists 
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of 9 elements while only a set of S-parameter can be used for known conditions under 
different frequencies. As a result, the optimization may be easily trapped into a local 
minimum which is a fundamental problem in optimization procedures. On the other 
hand, for analytical methods, the analytical solutions in chapter 3.3.2.1 are 
unavailable as two more parasitic resistors added to the traditional intrinsic equivalent 
circuit. Therefore, they require additional measurement steps to fix the values of all 
components in this equivalent circuit. Therefore, neither optimization based on 
data-fitting techniques nor the analytical methods could efficiently yield reliable 
results.  
For our novel distributed small-signal model, a novel quasi-optimization data 
fitting approach is presented to solve the problem, which is an analytical optimizer 
based data-fitting technique. It is well-known that the nearer the starting values of the 
model parameters, the higher the probability of reaching the global minimum. Thus, 
to reach the global minimum, suitable starting values are necessary. This 
quasi-optimization is made in two steps: the first step is for analytical data extraction 
and the second step is for data-fitting optimization. To reduce the number of variables 
for analytical data extraction, the parasitic resistances Rd and Rs are ignored in the 
first step.  Therefore, the equivalent circuit of GaAs MESFET’s intrinsic active part 
turns to the conventional case shown in figure 3.11, which has seven intrinsic 
elements, and can be uniquely determined by the four intrinsic Y-parameters.  
Following this, the second step is carried out. In this step, the standard 
MESFET intrinsic equivalent circuit (Figure 4.7) is adopted. The values of intrinsic 
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elements getting from the first step are used as the initial values for optimization. 
Since these initial values from analytical methods are very close to the real values, the 
optimization is very easy to arrive at a global minimum. The optimization program is 
realized by the commercial RF circuit design software ADS, whose schematic in ADS 
is shown as Figure 4.8. From this figure, it is clear that the optimization program 
resolve the elements of the small signal equivalent circuit through minimizing the 
difference between measured and computed S-parameters versus a wide frequency 
range from 1 to 40 GHz. 
Fitting Functions:  These equations enable the optimization so that the 
Modeled_TB test bench (referenced with TB2 prefix) will have close 
simulation results to the Measured_TB test bench 
(referenced with TB1 prefix)
Optimization Goals
Magnitude of Optimization variables set to 0 for magnitude agreement























































































Figure 4.8 Optimization program for the S-parameter fitting 
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4.2.4 Extraction Methodology for Intrinsic Active Part of GaAs HBT 
A standard hybrid- equivalent circuit for bipolar transistor small-signal 
modelling is used to describe the electrical response of the intrinsic active part of a 
HBT transistor. Several explicit analytical expressions are derived, which can be used 
to determine all the intrinsic model elements. For the first time, the values of the entire 
GaAs HBT intrinsic model elements used in the active elementary cells can be 
extracted through these explicit analytical expressions. 
 
 
Figure 4.9 shows the typical hybrid- equivalent circuit for HBT small-signal 
modelling. In the equivalent circuit, only emitter resistance RE, external base 
resistance RB and collector resistance RC have been included as extrinsic model 
)exp(*0 jGG mm 
             Figure 4.9 A hybrid- equivalent circuit for HBT small-signal modelling. 
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elements, because other parasitic inductances and capacitances in the conventional 
equivalent circuit can be fully taken into account by full-wave electromagnetic 
simulation [99].  







































































2  ,                (4.14) 
and  










    
.                  (4.15) 
Let 
1211 ZZA  ,                     (4.16) 
2122 ZZB  ,                       (4.17) 
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21122211 ZZZZC  ,                    (4.18) 
and        
22122111 ZZZZD  .                         (4.19) 
Putting equations (4.13) - (4.19) into equations (4.9)-(4.12), we can get  
bcbCBCB CRRDRRRC
22))Re(()Re(  ,                      (4.20)               
)Im())(Re(2)Im( DRRDCRC BCbcb   ,                   (4.21) 
bcbB CRBRA )Im()Re(                                  (4.22) 
]][)[Re()Im( bcbC CRRBA                                      (4.23)               
)]Im()[Im(])][Re(2)Re()[Re( DCRRDRDC CBB   ,       (4.24) 






)Im()Im()Re(                                    (4.25) 
From equations (4.24) to (4.25), we can obtain the values of BR and CR . In addition, 
we have 
2 2 2 2 2
( ) Re( )
( )
b bc ex bc
B
ex bc b ex bc
R C C C R A
C C R C C
                (4.26) 
2 2
2 2 2 2 2 Im( )( )
b ex bc
ex bc b ex bc
R C C A
C C R C C


                (4.27) 
and 
2 2 2 2 2 Re( )( )
b ex bc
C
b ex bc ex bc
R C C R B
R C C C C
    ,            (4.28) 
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3 2 2 2 2
( ) Im( )
( )
ex bc
b ex bc ex bc
C C B
R C C C C 
              (4.29) 
From equations (4.25) and (4.29), we can obtain the values of bR , exC  and bcC .                      
For the small-signal transistor operating condition, we have from [103]: 
KT
qI
G cm 0 ,                  (4.30) 
0m
be G
R                                                      (4.31)  
)exp(0 jGG mm                                           (4.32)  











tg   .                                (4.33) 
Therefore, we can obtain the values of mbe GC ,  and ER  from equations (4.9) to 
(4.12) and (4.30) to (4.33). 
4.3 Model Realization in ADS  
The final step of this distributed modelling is to combine the extrinsic passive and 
intrinsic active parts together into one practicable device which can be implemented 
in the RF circuit design software Agilent-ADS. The extrinsic part, exported from 
IE3D as several data items, is connected with the equivalent active circuits obtained 
by the quasi-optimization program. As shown in Figure 4.10 and 4.11 below, the final 
model of this 2-finger GaAs FETs is a 2-port component which can be used in further 
MMIC design. 
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Figure 4.11 A small-signal distributed model of GaAs BJT in ADS 
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4.4 Model Verification and Discussion 
4.4.1 Model Verification 
In order to verify this novel distributed model, GaAs MESFETs with different 
structures (4×100μm, 8×125µm, and 16×125µm) were measured and simulated to 
validate the proposed approach. The S-parameters of these MESFETs were measured 
directly on-wafer with 50-Ohm input/output impedance up to frequency of 40 GHz 
using a pulse modulated high frequency measurement system. The biasing condition 
is Vds=5V and Vgs=-0.5V for 4×100µm and Vds=7V and Vgs=-0.5V for 8×125µm 
and 16×125µm. Through the geometric parameters of the device GDS files provided 
by the foundry, the scattering matrices of the extrinsic passive structures were 
computed by using IE3D electromagnetic simulator. Due to the small structure 
involved, the time taken by the IE3D computation is only a few seconds (less than 10 
seconds). In order to calculate the S-matrix of each active elementary cell, MATLAB 
programs have been developed by using the calculation method described in Chapter 
4.2.2. The ADS program based on the quasi-optimization method has been used to 
derive the values for all the small-signal model elements. Finally, simulation in the 
frequency domain was implemented by using Agilent-ADS simulator. 
Figures 4.12 to 4.14 are the comparisons between the measured S-parameters and 
the simulated results. From these figures, it is observed that relatively good agreement 
between measured and simulated data can be achieved.  As all the high frequency 
coupling effects and add on parasitic elements of GaAs MESFET have been taken 
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into account by the accurate EM simulation procedure, the matching performance of 
this novel model could maintain satisfied results from the low frequency range to the 
concerned high frequency region.  
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Figure 4.12 Measured (circle) and simulated (solid) S-parameters for 4-finger GaAs 
MESFET (Vgd=5V and Vgs=-0.5V, gate-width = 100μm)        
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Figure 4.13 Measured (circle) and simulated (solid) S-parameters for 8-finger GaAs 
MESFET (Vgd=7V and Vgs=-0.5V, gate-width = 125μm)   
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Figure 4.14 Measured (circle) and simulated (solid) S-parameters for 16-finger GaAs 
MESFET (Vgd=7V and Vgs=-0.5V, gate-width = 125μm) 
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To further verify the overall and the high frequency fitting performance of this 
new distributed model, the maximum fitting error and the RMS error of S-parameter 
obtained from the new model are listed in Table 4.1 together with the most commonly 
used traditional model Dambrine’s and White’s models [11] [73] for comparison. The 
calculation is made under six bias levels for Vgs (Vgs=-0.5V, -0.4V, -0.3V, -0.2V –0.1V, 
0.0V), while Vds changes from 0.0V to 10.0V (on-wafer 4×100µm device), totally 
606 biasing points are taken within this range. The first two columns in the table 
represent the fitting error in the low frequency region from 1 GHz to 20 GHz. The 
second two columns show the model error in the high frequency region from 21 GHz 
to 40 GHz, and the last two columns give the error for the entire working frequency 
region.  
It can be seen from Tables 4.1 that the new distributed model gives remarkable 
improvement in accuracy over the two traditional small signal models over the entire 
device working frequency region, both maximum fitting error and RMS error are 
greatly reduced. Based on Table 4.1, the novel distributed model gives smallest RMS 
error at low frequency range as compared to other two commonly used small signal 
models. Moreover, the matching performance of this new distributed model in high 
frequency region is much better than the results given by the other two models in this 
region. This is because complicated coupling effects and parasitic components are 
employed in the novel model for its whole working frequency range. In addition, 
quasi-optimization program is introduced to give better fit. Considering measurement 
uncertainty, this novel distributed model is very accurate for its overall performance.  
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Table 4.1 Max Error and RMS Error of Modeled S-parameter, Equivalent Circuit Elements 
Extracted from novel distributed model and Dambrine’s model 
Vgs=-2.0-0.5V, Vds=0.0-4.0V, f=1~40GHz 
 
 
Freq = 1~20 GHz       Freq = 21~40 GHz      Freq = 1~40 GHz 
 
Max Err   RMS. Err    Max Err  RMS. Err    Max Err   RMS. Err 
 (%)      (%)          (%)      (%)         (%)       (%) 




S11       6.28     1.31        25.80       5.32      25.80      4.63 
 
S12         8.96     6.19        18.21      10.32      18.21      7.61 
 
S21        10.84    4.23         23.17      9.71       23.71      6.63 
  
S22        6.96     3.59         24.34      7.41       24.34      5.39 
                   
White’s Method 
 
S11        7.43     1.44         24.74      7.45       24.74      4.95 
    
S12        9.66     5.41         19.52      10.75      19.52      8.67 
     
S21       11.41     3.93         21.93      11.40      21.93      8.76 
  
S22       6.07      3.23         21.55      9.23       21.55     5.89 
      
Novel Distributed Model 
   
 
S11       3.15     0.67          4.61       1.45       4.61      0.83 
    
S12      5.59      1.21          6.91       1.48       6.91      1.20 
     
S21      6.78      0.82          7.60       0.88       7.60      0.86 
  
S22       1.92     1.54           2.26      2.41       2.26      1.72 
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As the similarity of issues, this novel method can also be adopted for GaAs HBT 
small signal modelling. Therefore, AlGaAs/GaAs HBTs with different structures were 
measured and simulated to validate the proposed approach. The S-parameters of HBTs 
were measured directly on-wafer up to frequency of 40GHz using a pulse modulated 
high frequency measurement system. The biasing condition is VBE=1.34V, VCE=3.0V. 
The analytical equations in Chapter 4.2.4 have been used to derive the values for all 
the small-signal model elements. Finally, simulation in the whole frequency domain is 
also implemented by using Agilent-ADS simulator.  
First in order to check the fitting performance of our distributed model, we 
choose HBT transistors with two different structures, whose emitter sizes are 
2×3μm×20μm and 2×3μm×40μm. Figures 4.15 to 4.16 are the comparisons between 
the measured S-parameters and the simulated results. From these figures, it is 
observed that relatively good agreement between measured and simulated data can be 
achieved. Second, in order to check the actual scaling capability of our proposed 
modelling method, the model was adopted to predict the actual electrical behaviors of 
various HBT transistors, which are different from those used in the previous steps. 
The prediction was carried out on the basis of the model element values of active 
elementary cells which are already known.  Figures 4.16 to 4.17 show the measured 
and predicted S-parameters for the HBTs (4×3μm×40μm and 6×3μm×40μm). The 
prediction above was carried out on the basis of known active elementary cell of the 
HBT whose size is 2×3μm×40μm. From these figures, the prediction and synthesis 
capabilities of our proposed model can be verified. 
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Figure 4.16 Measured (circle) and simulated (solid) S-parameters for HBT (2×3μm×40μm).
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Figure 4.17 Measured (circle) and simulated (solid) S-parameters for HBT (4×3μm×40μm). 
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4.4.2 Discussion 
 
  Figure 4.19 A typical MESFET transistor layout and an equivalent representation of the 
FET extrinsic and intrinsic parts 
 
There are several possible reasons for the small discrepancies observed between 
measured data and simulated results. First, in our electromagnetic simulation, it is 
assumed that a planar isotropic semi-insulating GaAs substrate locates beneath the 
transistor metal structure. In reality, the MESFET/HBT is fabricated with a non-planar 
multi-layer semiconductor structure. Moreover, in our method, the effect of current 
flow on the electromagnetic field distribution under the non-planar transistor passive 
structure has been omitted. Second, in our method, one reference plane for Active 
Elementary Cells (AECs) has been assumed and the finger structure of the transistor 
has been simplified. One of the reasons for selecting one “local access point” along 
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the device finger is for simplicity in our analysis. In our approach, we fixed the local 
access point at the centre of each fingers as shown in the inset of Figure 4.19 so as to 
speed up the computation. Furthermore, the effect of gate grounding via holes to the 
location of local access points needs to be investigated further.  
4.5 Conclusion 
A novel approach to the distributed small-signal modelling of GaAs MESFETs 
has been proposed, with the purpose of taking into account the various wave-effects 
related to transistor metallic geometry. The modelling method is based on accurate 
electromagnetic simulation of extrinsic passive part of a MESFET transistor. 
Meanwhile, the intrinsic active part of a MESFET transistor is characterized by a 
modified small-signal model for the transistor. The significance of our proposed 
modelling method is that it can provide a more comprehensive and efficient tool for 
transistor optimization and more accurate performance prediction for various 
transistors with different layout structures.  
The proposed novel method is based on the electromagnetic simulation of 
metallic parts of the device and biased S-parameter measurements of a GaAs 
MESFET. Then, the S-parameters of the intrinsic part of the transistor are calculated 
by using the novel quasi-optimization procedures. In general, our method is useful 
especially for those GaAs MESFET large-sized devices at millimetre-wave frequency. 
The proposed method can provide attractive information about the transistor with 
arbitrary metallization. As the need for any additional database is omitted and design 
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flexibility for the device design has been enhanced, the proposed method is very 
useful to those MMIC designers to obtain accurate predictions of their various designs. 
Based on electromagnetic simulation, this method can be used to include complex 
coupling effects in device layouts and to predict the electrical characteristics of 
unconventional device structures for better MMIC performance. Also, this method is 
accurate enough to describe many full-wave effects which cannot be covered by the 
conventional parasitic networks. Therefore, this method can be regarded as a 
preliminary step for the global, fully layout and process oriented design approach. In 
our proposed modelling method, actually any linear or nonlinear, description of a FET 
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Chapter 5                          




Figure 5.1 Equivalent circuit for GaAs MESFET large-signal model 
 
Figure 5.1 shows a typical equivalent circuit for a MESFET large-signal model. 
The intrinsic device is enclosed by the dashed-line box, which also defines the 
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intrinsic device plane. All the nonlinear elements lie within the dashed-line box. 
Among these nonlinear characteristics, the drain current I-V characteristic and gate 
charges are the most important GaAs MESFET nonlinear properties. Their accuracies 
are critical to precisely model the nonlinear characteristic even the overall 
performance of the MESFET device.  
In this chapter, several commonly used drain current models are first 
investigated with an improved drain current model. Subsequently, to illustrate its 
advantages, the performances of the new model and other available models are 
compared with the measured device response. Then, following the discussion of two 
famous existing gate charge models, a new gate charge model is proposed. The new 
gate charge model is very accurate in describing device junction capacitances under 
various device operating conditions. The performance prediction in the linear region, 
saturation knee region, sub-threshold region and at Vds=0 is greatly improved over the 
conventional models. The new charge model formulation and its derivatives are 
continuous. Moreover, it obeys the terminal charge conservation law, which helps to 
solve the non-convergence problem in simulation. Finally, GaAs MESFET device 
measurement data is employed to verify the accuracy of the new gate charge model. 
Furthermore, the performance of the new charge model is also compared with other 
models to validate its advantage and accuracy. 
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5.2 A New Drain Current Model for GaAs MESFET 
5.2.1 An Examination of the Existing Empirical Drain Current Models  
A variety of analytical models have been developed to describe the drain current 
operation characteristics of MESFET. All of these models are capable of expressing 
the device properties with some success. In most of the current models as in 
references [40, 50, 53, 56], the drain current expressions can be described as the 
product of two functions:  
1 2( , ) ( , ) ( , )ds gs ds gs ds gs dsI V V F V V F V V               (5.1) 
where, both F1 and F2 are functions of Vgs and Vds. The first function is mainly 
aimed at describing the drain current variation with the gate voltage, while the second 
term focuses on the modelling of drain current variation with the drain voltage. 
Empirical Drain Current models often adopt the hyperbolic tangent dependence 
for 2 ( , )gs dsF V V . 
In this section, several commonly used drain current models are investigated. 
They are Curtice-Quadratic model [46, 53], Chalmers model [56], and Advanced 
Curtice-Quadratic model [53]. All of these models describe the drain current 
characteristics in the form of equation 5.1. The drain current expressions of some 
existing GaAs MESFET models are listed in Table 5.1. A detailed model formulation 
of each model can be found in Appendix A. 
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Table 5.1 Drain Current Expressions of Some Existing GaAs MESFET Models 
Model                         Drain current expression 
 





 1 tanh( ) (1 ) tanh( )ds pk ds dsI I V V       
2 3
1 2 3( ) ( ) ( ) ...gs pk gs pk gs pkP V V P V V P V V         
 
Advanced      
Curtic-Quadratic   
          
0( ) (1 ) tanh( )(1 )
gexpV
ds gs T ds ds ds
crit gst
I V V V V V
V
        
 
5.2.2 An Improved Drain Current Model  
As shown in Table 5.1, these commonly used empirical nonlinear drain current 
expressions proposed by Curtice model [46, 53] and Chalmers model [56] are all 
using the format of Ipk= A*(1+λVds)*tanh(αVds) to describe the drain-source current 
performance. The first part A of the equation is used to model the relationship 
between the maximum drain-source current increment vs Vds & Vgs, whilst α 
determines the voltage at which the drain current characteristics saturate, and λ is the 
channel length modulation parameter related to the drain conductance. Generally, the 
shorter the gate length is, the greater the slope of Ids. In all these proposed models, α 
and λ are simulated as constants, but from the measured data, we can observe that, in 
fact, the slope of Ids in the saturation region, varies with Vgs. The change of the 
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channel length modulation parameter is partly due to the change of channel shape at 
different dc bias. As such, we propose the following power series function to 
substitute for the constants α and λ: 
2
1 1 2 1( ) ( ) ...gs gsa V V a V V                     (5.2) 
2
1 2 2 2( ) ( ) ...gs gsb V V b V V                         (5.3) 
where a0, a1, a2, b0, b1, b2, and V1, V2 are the matching parameters. Therefore, our 
new drain current revised model is shown as below: 
  00 ( ) (1 ) tanh( )1 ( ) gexp
V
ds gs T new new ds new ds
gs T new
I V V V V
V V
            (5.4) 
2 3
1 1 2 1 3 1( ) ( ) ( )new gs gs gsa V V a V V a V V                       (5.5) 
2 3
1 2 2 2 3 2( ) ( ) ( )new gs gs gsb V V b V V b V V                       (5.6) 
0 0T new T dsV V V                        (5.7) 
 
5.2.3 Comparison of Varies Drain Current Models  
A 6×125μm, and a 16×125μm sub-micron gate-length MESFET devices 
(wafer device, gate length is 0.18μm) are used to verify the improved drain current 
model. Theire S-parameter data are measured under multi-bias condition. The 
small-signal equivalent circuit models are extracted using the analytical extraction 
method. All the parasitic element values are kept constant in the large-signal model. 
The extracted parasitic element values are listed in Table 5.2 and Table 5.3. 
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Table 5.2 Parasitic Element Values of the Small-signal Equivalent Circuit  
(6×125m GaAs MESFET Wafer device) 
 
 Cpg (fF)    Cpd (fF)    Lg (pH)     Ld (pH)     Ls(pH)    Rs(Ω)    Rg(Ω)    Rd(Ω) 
  132.9      130.1     79.62        48.37     18.46      2.17     1.54     0.43 
 
 
Table 5.3 Parasitic Element Values of the Small-signal Equivalent Circuit 
(16×125μm GaAs MESFET Wafer device) 
 
 Cpg (fF)    Cpd (fF)    Lg (pH)     Ld (pH)     Ls(pH)    Rs(Ω)    Rg(Ω)    Rd(Ω) 
 94.8       122.5      93.64      160.56      53.46     1.58     2.76     1.84 
 
Pulsed DC I-V characteristics of the device are measured at the extrinsic bias 
plane. After de-embedding of the parasitic elements, DC I-V characteristics at 
intrinsic device plane are obtained. The large signal model parameters are extracted 
from the drain current I-V data at the intrinsic device plane, and are listed in Table 5.4 
and Table 5.5 respectively for the 6×125μm and 16×125μm GaAs MESFET. All the 
parameter extractions are performed by an in-house developed software running under 
MATLABby MathWorks. A simplex algorithm is used for the optimization. 
 
Table 5.4 Model Parameters for the improved drain current model 
(6×125μm GaAs MESFET) 
              crit                     VGEXP           1V           2V  
 0.12         0.15        0.012           1.53           -2.59         -1.6 
     1a          2a           3a              1b             2b             3b     
0.69         0.036        -0.028         -0.09           0.10          -0.03   
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Table 5.5 Model Parameters for the improved drain current model 
(16×125μm GaAs MESFET) 
 
              crit                    VGEXP           1V           2V  
0.33        0.23        0.005         1.89            -3.86         -2.1 
    1a          2a           3a              1b             2b             3b      
0.79        -0.18        -0.012        -0.14           0.11          -0.02   
 
Figure 5.2 and 5.3 show the comparison between the modeled drain current with 
the measured data of these two high-power GaAs MESFET respectively. 
 


















Figure 5.2 Comparison of measured and modeled drain current characteristics by the new 
model, 6×125μm MESFET wafer device, Vgs=-3.1 V – 0.5V. 
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Figure 5.3 Comparison of measured and modeled drain current characteristics by the new 
model, 16×125μm MESFET wafer device, Vgs=-3.1 V – 0.5V. 
As observed from Figures 5.2 and 5.3, the new model provides accurate prediction 
of device drain current for both high current and low current operation. The current 
drop at high current due to self-heating effect is precisely modeled. A small 
fluctuation is observed for Ids measurement data, especially at high current region. 
This can be caused by the practical measurement setup errors. 
To compare the accuracies of these drain current expressions of varies models, 
models parameters are extracted for a 2×125μm GaAs MESFET device using 
Curtice Quadratic model, Advanced Curtice model, Chalmer’s model and the new 
model, respectively. The modelling results are compared with the measured data. The 
purpose is to compare the performance of the new model with other commonly used 
models. The modeled drain current results using Curtice Quadratic model, Advanced 
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Curtice model, Chalmer’s model and the new model are plotted in Figure 5.4 together 
with the measured data. 
 












































Figure 5.4 Comparison of measured and modeled drain current characteristics of the new 
model, Curtice model, Chalmers model and Advanced Curtice model, 2*125μm wafer device. 
 
It is seen that the overall performance of Curtice model [46, 53] is poor. The 
fitting error is quite significant in the linear region, the knee region and the saturation 
region especially as the drain current is reduced. Also, it has a conditional cutoff in the 
pinch-off region. Chalmers model [56] offers an improvement over the Curtice model. 
The fitting accuracy in the linear region and the saturation region is much better, and 
the transition to pinch-off is continuous. But, the fitting of the Chalmers model in the 
knee region, saturation region and for small drain current is still poor. Both the 
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Advanced Curtice model [53] and the proposed improved model give very accurate 
fitting results over various device operation regions. The new model also gives 
continuous transition over different operating conditions. 
Figures 5.2 to 5.4 show that the simulated drain current results using the new 
model completely match the measured I-V characteristics. The two results are in good 
agreement in different device operation regions, especially the linear and knee regions 
that are difficult to model. The small negative Ids vs. Vds slope for large Ids is well 
described by the new model. The modeled drain current goes smoothly to zero when 
Vgs approaches or drops below pinch-off. 
The maximum fitting error and the RMS error of Curtice model, Chalmers 
model, Advanced Curtice model and the new model are calculated and listed in Table 
5.6 for comparison. The calculation is made under five bias levels for Vgs, while Vds 
changes from 0.5V to 4.0V (on-wafer 2*125μm GaAs MESFET device). Table 5.6 
shows that both the maximum fitting error and the RMS error are greatly reduced for 
the new model as compared to Curtice model and Chalmers model. The maximum 
fitting error and RMS error for both the Advanced Curtice model and the new model 
are very small. But, near pinch-off condition (Vgs 1.2V, Vpinch-off 1.21V), the new 
model produces a much better fitting result as compared to Advanced Curtice model. 
The proposed drain current model gives the best performance in the comparison to 
other commonly used models. Furthermore, the new model can be easily implemented 
into EDA tools, and could be very useful in microwave circuit simulation.  
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Table 5.6 Comparison of the Maximum Fitting Error and RMS Error of the New Model with 
Curtice Model, Chalmers Model and Adv Curtice Model (2×125umWafer device) 
 
Models   
 
     Vgs =0.5V             Vgs =0.0V             Vgs =-0.5V 
Vds=0.5V~4V           Vds=0.5V~4V          Vds=0.5V~4V 
 
 
Max. Err.  RMS Err.   Max. Err.  RMS Err.    Max. Err.  RMS Err.  
  (%)       (%)        (%)      (%)         (%)      (%) 
 
 
Curtice Model      6.77      3.26       2.81      1.48         7.73      3.91 
 
Chalmers Model    5.19      2.71       2.70      1.08         6.13      3.83 
 
Adv C-Model      1.90      0.78       1.81      0.72         1.46      0.53 
 
New Model        1.17      0.55       1.54      0.50         0.56      0.26 
 
Models   
 
Vgs =-0.8V              Vgs =-1.2V          
          Vds=0.5V~4V            Vds=0.5V~4V                
 
 
Max. Err.    RMS Err.    Max. Err.   RMS Err.      
    (%)         (%)         (%)        (%)              
  
 
Curtice Model        18.83       11.14        146.81      82.60 
 
Chalmers Model      16.75        8.78         45.47      27.39 
 
Adv C-Model         2.43      1.20         17.89      10.13 
 
New Model           1.82        1.01         8.31       4.75  
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5.3 A New Gate Charge Model for GaAs MESFET 
5.3.1 Introduction  
The large signal equivalent circuit as shown in Figure 5.1 is used to model the 
nonlinear performance of a MESFET. As mentioned before, there are a few nonlinear 
properties in the equivalent circuit. Among them, the most important ones are the DC 
I-V characteristics and the nonlinear gate capacitance Cgs and Cgd. Charge 
(capacitance) modelling of MESFET is very important for accurately simulating 
transistor nonlinear behavior. The accuracy of the charge (capacitance) model affects 
the simulation result for frequency dependent characteristics like S-parameter, as well 
as nonlinear properties including distortion, harmonic analysis, third order 
intermodulation product (TOI), and ACPR (Adjacent-Channel Power Ratio) etc. 
Therefore, charge (capacitance) modelling is very important for the design of 
nonlinear circuits using MESFETs, especially power amplifiers. Accurate estimation 
of quantities of interest for power amplifier at the design stage demands an accurate 
MESFET capacitance model. 
In Chapter 2, the basic operation of the MESFET is briefly discussed. Physically, 
the depletion layer beneath the gate creates a continuous space-charge region under 
the gate that expands from the source region to the drain region. The charge in this 
depletion region is balanced by an equal amount of charge on the gate electrode. The 
gate charge changes with gate to source and drain to source voltage. As a result, Cgs 
and Cgd each depend on both Vgs and Vds, they are not two-terminal capacitors that 
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depend only on the voltage across them. The gate drain capacitance Cgd is 
considerably smaller in magnitude than Cgs except in a certain transition region where 
both drain and source voltages are approximately equal. Charge is a constitutive 
relation that cannot be directly measured. The nonlinear capacitances are usually 
extracted from S-parameter measurement in the whole transistor working domain. 
There are different ways in modelling MESFET charge (capacitance). Physical 
models as proposed by Takada et al. [104], Shur et al. [105,106], Snowden et al. [107- 
109] and D’Agostino and Beti-Beruto [110] require a detailed knowledge of the 
device physical construction to fit measurement data. Multi-dimensional spline 
functions are employed in table-based models. The empirical model is the most 
commonly used approach in GaAs MESFET nonlinear modelling, it uses analytical 
functions to describe bias dependence of the capacitances. Extensive work has been 
done in MESFET charge modelling, and several models have been proposed. But, the 
number of models is less than that of DC I-V models for which a large variety of 
empirical formulations have been proposed. The existing MESFET capacitance 
models can be classified into two groups. In the first group of models, analytical 
equations are found to fit Cgd and Cgs separately, and the equations do not satisfy 
terminal charge conservation. These models may be difficult to implement in circuit 
simulators whose capacitance is always the derivative of an internal state variable 
(charge). In addition, the simulation may have convergence problems if charge 
conservation is not maintained. These include the model proposed by Scheinberg et al. 
[111], Angelov et al. [56], and Rodriguez et al. [58]. In the second group, analytical 
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equations are proposed for terminal charge, and the capacitor values are derived from 
the partial derivatives of charge with respect to the appropriate voltages, such as Statz 
model [50] and the model proposed by Parker and Skellern [35].  
It is complicated to precisely model the MESFET gate capacitances. Most 
existing models are capable of accurately describing capacitance performance in only 
certain device operation regions. Modelling in the linear region and in the saturation 
knee region is difficult, and normally the inaccuracy is most significant. Capacitance 
fitting at Vds=0 and in sub-threshold region are generally poor too. Charge 
(capacitance) performance is critical in predicting the nonlinear characteristics of 
MESFETs and circuits using them. Thus, accurate capacitance modelling is important.  
In the following sections, some widely used gate capacitance models are first 
investigated. A new gate charge model is subsequently proposed. The model equation 
is unique, and it is accurate under various device biasing conditions. Most specially, 
the performance prediction in the linear region, saturation knee region, sub-threshold 
region and at Vds=0 is greatly improved. A sub-micron MESFET device is adopted to 
verify the proposed model. Gate capacitances Cgs and Cgd are extracted from 
measured S-parameters in the whole device working region under various biasing 
levels. Terminal voltages at the intrinsic device are used in model parameter 
extraction of the nonlinear charge model. Terminal voltages at the intrinsic device 
plane are obtained after de-embedding of the parasitic elements. 
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5.3.2 Some Existing Empirical Gate Capacitance Models 
Two of the most widely used MESFET capacitance models are the models based 
on PN junction depletion capacitance formula [7] and Statz model [50]. In this section, 
these two models are compared and discussed. A detailed model formulation of each 
model can be found in Appendix A. 
5.3.2.1 Diode Junction Capacitor Model 
In the diode junction capacitance model, both Cgs and Cgd are modeled as two 
terminal capacitors whose capacitances only depend on the voltage cross them. 
Gate-source and gate-drain capacitance share the same expression which is given by 












    
                                        (5.8) 
In equation 5.8, Cgs0 and Cgd0 represent gate–source and gate-drain capacitance at 
zero Vgs bias respectively, Vbi is the built-in voltage of the Schottky gate, and m is the 
capacitance gradient factor. In some models like the Curtice model, m is assumed to 
be 0.5. However, with m as model parameter it allows C-V relationship to be more 
accurately modeled. Equation 5.8 was originally developed for silicon devices, and it 
works well for silicon-based devices. However, model accuracy is poor when 
equation 5.8 is applied to GaAs MESFET devices. This is because of the linear 
approximation law, i.e. (log(Cgs0,gd0/Cgs,gd)=m·log(Vbi-Vgs,gd)-m·log(Vbi)). Also, the 
model assumes Cgs and Cgd only depends on the voltage across them, drain-source 
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voltage dependence is not included. This assumption does not agree with real GaAs 
MESFET device operation and large fitting errors can be introduced into simulations, 
especially for operation at low drain to source voltage.  
5.3.2.2 Statz Model 
In the Statz model [50], a simple gate charge Qg expression was proposed. The 
model was based on the observation of the measured Cgs and Cgd characteristic. Gate 
source capacitance Cgs can be approximated by the diode junction capacitance model 
in the normal bias range where Vds>>0. Gate drain capacitance Cgd is small in this 
same voltage range as compared to Cgs, Its value is approximately constant and nearly 
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            (5.11) 
For Vn≤Vmax, 0 0 22 1 1 ng gs bi gd eff
bi
VQ C V C V
V
       
,       (5.12) 
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                   
.       (5.20) 
Equations 5.16 and 5.17 are employed to achieve a gradual transition of 
capacitance values near Vds=0. Veff1 and Veff2 represent the bigger and the smaller 
value between Vgs and Vgd respectively. Parameter produces a smooth transition 
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width of 1/in the value of Veff1 and Veff2 as a function of Vgs and Vgd. The 
transformation in equation 5.15 is employed to model capacitance beyond pinch-off. 
In the pinch-off region, the gate-source capacitance drops to a small value which is 
normally determined by the fringing capacitance of the depletion region. The smooth 
transformation of equation 5.15 would set Vn to Veff1 before pinch-off, and to VT0 
when Veff1 is biased beyond pinch-off. Parameter stands for the voltage range over 
which the transition between Veff1 and VT0 occurs, and is set to 0.2.  
From equations 5.9 and 5.12, we can see that charge Qg does not change if the 
values of Vgs and Vgd are inter-changed. This is achieved through the transformation 
of equations 5.16 and 5.17. Thus, the model yields a symmetry behavior of the 
transistor. For positive Vds (normal operation model), Cgs shows diode capacitance 
behavior with Vgs, whereas in the reverse-biased direction (Vds<0), Cgs approaches 
Cgd0. On the other hand, Cgd is close to Cgd0 when Vds>0, and exhibits diode 
capacitance behavior with Vgd when Vds<0. Thus, when Vds<0, the role of drain and 
source reversed, and the source becomes the effective drain, so Vgd not Vgs becomes 
the important gate voltage. 
Vmax is introduced to solve the singularity in junction capacitance when Veff1 
becomes positive and is equal or greater than Vbi. The value of Veff1 is limited to a 
maximum value of Vmax when Veff1Vmax (Vmax sets to 0.5V). This limits the value of 
junction capacitance. The choice of Vmax determines the maximum capacitance value, 
for voltage beyond Vmax, the junction capacitances are assumed to remain constant. 
This is reflected by equations 5.9 to 5.11. 
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5.3.3 The New Gate Charge Model 
The gate charge (capacitance) modelling is very important in accurately 
describing MESFET’s nonlinear behavior, and therefore is critical for predicting the 
performance of nonlinear circuits like power amplifiers. Accurate simulation of the 
voltage dependency of Cgs and Cgd is difficult to achieve. In the linear region, both Cgs 
and Cgd change fast with Vgs and Vds. In the saturation region, Cgs is almost 
independent of Vds, and Cgd shows little variation with Vgs. However, more difficulty 
would be imposed to find a suitable gate charge expression as terminal charge 
conservation has to be taken into consideration in the gate charge model to avoid 
possible convergence problem in simulation. Therefore, the following charge 
conservation law is chosen for deriving the gate charge [112, 114]. 
0gs gs gsV V v  ; 0ds ds dsV V v               (5.21) 
( , ) gsgs gs gs ds
dV
i C V V
dt
  ,              (5.22) 
( , ) gdgd gd gs ds
dV
i C V V
dt
  ,              (5.23) 
( , ) ( , ) ( , )gs gdsg gs gd gs gs ds gd gs ds gd gs ds
dV dQdVi i i C V V C V V C V V
dt dt dt
            (5.24) 
( , ) ( , ) ( )g gs gs ds gs gd gs ds gs dsdQ C V V dV C V V d V V     ,        (5.25) 
( , ) ( , ) ( , )g gs gs ds gd gs ds gs gd gs ds dsdQ C V V C V V dV C V V dV             (5.26) 
New equations for gate charge and capacitances are: 
1 2 8 3 0* tanh( )g ds ds gd dsQ F F c V F V C V       ,         (5.27) 
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1 2 8 3tanh( )
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gs gd ds ds
gs
Q
C C f f c V f V
V
        ，        (5.28) 
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         ，                 (5.29) 
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1 1 2
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 21 12eff gsto gstoV V V     ,             (5.36) 
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,           (5.39) 
gsto gs TOV V V                   (5.40) 
Due to the uncertainties with fabrication process and measurements, it is hard to 
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develop expressions for junction capacitances of a MESFET from physical point of 
view. Therefore, the new gate charge (capacitance) model is not derived from device 
physics. It is primarily developed to provide more accuracy. Thus, most of the model 
parameters do not convey any physical meaning.  
In the above equations, c1 to c11 and Cgd0 are model parameters for accurate curve 
fitting. We note that VTO is the pinch-off voltage which is also used to define drain 
current I-V characteristics. Hence VTO can be kept the same as that used in DC I-V 
model. If so, a compromise is made between DC and AC modelling accuracy. It is 
worth noting that improvements in CV modelling can be achieved if VTO is extracted 
differently from DC I-V characteristics. is a parameter introduced to model the 
voltage range over which the transition to the sub-threshold and the pinch-off region 
occurs. Finally, Vgs and Vds are the intrinsic terminal voltages. 
2
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( , ) ( , )( , )
g gs ds
gs gs gs ds gd gs dsg gs ds
gs ds ds gs ds
Q V V
V C V V C V VQ V V
V V V V V
                      




ds gd gs ds
gs gs
Q V V
V C V V
V V
            
2
2 8 8 3( )dsf c sech c V f                          (5.41) 
The new nonlinear gate charge model can accurately describe the MESFET 
behavior around various bias regions: linear, knee, saturation, and pinch-off regions. 
The integral condition in equation 5.41 is satisfied, and this gate charge can thus be 
considered as a state variable. The new model observes terminal charge conservation 
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law, and is continuous under different bias condition.  
5.4  Numerical Results and Discussions 
5.4.1 Model Parameter Extraction 
The same TOSHIBA 2*150m sub-micron gate-length MESFET device (wafer 
device) as in Chapter 3 is used to verify the new gate charge model. The S-parameter 
data is measured at multi-bias conditions (Vgs 2.0V 0.5V, Vds 0.0V 4.0V, 
totally 285 biasing points). The small-signal equivalent circuit models are extracted 
under multi-bias conditions using the novel analytical method without any Cold-FET 
and Hot-FET procedures. All the parasitic element values are kept constant in the 
large-signal model. The extracted parasitic element values are listed in Table 5.7. The 
nonlinear capacitances were acquired from S-parameter measurement in the frequency 
range of 1-30GHz. They are represented in the whole working domain as shown in 
Figures 5.5 and 5.6 for Cgs and Cgd respectively (Vgs 2.0V 0.5V, Vds 0.0V 
4.0V). 
Table 5.7 Parasitic Element Values For 2×150μm GaAs MESFET 
Cpg(fF)            Cpd (fF)               Rg(Ω)                 Rd(Ω)        
177.72            86.62                 1.68                  0.78       
Rs(Ω)            Lg(pH)               Ld(pH)                Ls(pH)        
0.33             85.43                 23.20                15.01 
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Figure 5.5 Cgs extracted from S-parameter as a function of Vgs and Vds 
(Vgs=-2.0~0.5V, Vds=0.0~4.0V). 
























Figure 5.6 Cgd extracted from S-parameter as a function of Vgs and Vds  
(Vgs=-2.0~0.5V, Vds=0.0~4.0V). 
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Table 5.8 Parameters for New Gate Charge Model (2×150μm GaAs MESFET) 
C1        C2        C3           C4         C5          C6          C7  
260.8     146.9      0.304      0.58       -26.8        0.44       -35.7 
C8        C9        C10          C11          δ         Cgd0 
2.07       17.5       13.0      -3.02       0.65       16.05   
 
The model parameters for the new gate charge model are extracted at the intrinsic 
device plane, and are listed in Table 5.8 (VTO 1.21V from DC I-V model). Notice 
that in our model extraction, VTO is kept the same as in DC I-V model, which is to 
compromise between the model extraction complexity and the model accuracy. To get 
better accuracy, VTO may be considered as an ac model parameter. All the parameter 
extractions are performed by an in-house developed software running under 
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5.4.2 Modelling Results and Discussions 
Figures 5.7 and 5.8 show the comparison between the modeled Cgs and Cgd using 
the new model and gate capacitances extracted from measured S-parameter for the 
2×150μm sub-micron gate-length GaAs MESFET. The pinch-off voltage of the device 
is -1.21V. For clear display, only results under Vgs=-2.0V, -1.4V, -1.2V, -1.0V –0.5V, 
0.0V and Vds=0.0-4.0V are plotted for Cgs. For Cgd, the results are plotted for Vgs=- 
1.4V, -1.0V –0.5V, 0.0V and Vds=0.0-4.0V, this is because in the saturation region, 
Cgd shows small variation with Vgs. 
 


































Figure 5.7 Comparison between modeled Cgs using the new model and measured Cgs 
extracted from S-parameter for 2×150μm GaAs MESFET (—— Modeled, ----Measured 
Vgs=0.0V, ○○○Measured Vgs=-0.5V, ×××Measured Vgs=-1.0, ●●●Measured Vgs=-1.2V, 
+++Measured Vgs=-1.4V, ***Measured Vgs=-2.0V) 
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Figure 5.8 Comparison between modeled Cgd using the new model and measured Cgd 
extracted from S-parameter for 2×150μm GaAs MESFET (—— Modeled, ●●● Measured 
Vgs=0.0V, ----Measured Vgs=-0.5V, ○○○ Measured Vgs=-1.0V, *** Measured Vgs=-1.4V) 
 
From Figures 5.7 and 5.8, it can be seen that the proposed new model gives very 
accurate fitting results over various device operation regions, especially in the linear 
region where the variation of Cgs and Cgd is not well defined. And in the saturation 
region, the model is able to follow the small variation of Cgs with Vds and Cgd with Vgs. 
The model is also capable of modelling nonlinear capacitances in the pinch-off region 
and for Vgs>Vbi.  
The new model gives a continuous transition over different operation conditions, 
and its derivatives are continuous. Figures 5.9 to 5.12 give the derivatives of Cgs and 
Cgd with respect to Vgs and Vgd for the 2×150µm wafer device. 
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To validate the model continuity with respect to Vgs, ∂Cgs/∂Vgs vs. Vgs and 
∂Cgd/∂Vgs vs. Vgs characteristics predicted by the new model are calculated and shown 
in Fig 5.9 and 5.10. In Fig 5.9, the modeled ∂Cgs/∂Vgs vs. Vgs characteristics are shown 
together with modeled and measured Cgs vs. Vgs performance. Vds is fixed at 2.0V 
where the device operates in the saturation region. It is noted that the modeled Cgs 
results match the measured ones closely. In addition, the ∂Cgs/∂Vgs vs. Vgs curve by the 
new model is continuous and the transition between pinch-off and normal operation 
region is smooth. 
































Figure 5.9 Cgs vs. Vgs and ∂Cgs/∂Vgs vs. Vgs characteristics for a 2×150µm wafer device 
(—— Cgs by the new model, ●●● Cgs measured, ------ ∂Cgs/∂Vgs by the new model). 
 
The modeled ∂Cgd/∂Vgs vs. Vgs characteristics are plotted together with the 
modeled and measured Cgd vs. Vgs characteristics in Fig 5.10. The measurement 
results have shown that device Cgd vs. Vgs characteristics behave differently in the 
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linear and saturation regions, as can also be observed from Fig 5.8. In the linear 
region where Vds is small, Cgd increases as Vgs increases. On the other hand, in the 
saturation region, Cgd decreases as Vgs increases. Therefore, in Figure 5.10, ∂Cgd/∂Vgs 
vs. Vgs performance is plotted under Vds=0.2V and Vds=2.0V where the device 
operates in the linear and saturation region respectively. It is clear that the modeled 
Cgd precisely matches the measurement data. The ∂Cgd/∂Vgs vs. Vgs curve is 
continuous and well behaved. For Vds=0.2V, it has a positive value due to the fact that 
Cgd increases as Vgs increases. For Vds=2.0V, it shows a negative value because in 
saturation region, Cgd decreases as Vgs increases. 
 






































Figure 5.10 Cgd vs. Vgs and ∂Cgd/∂Vgs vs. Vgs characteristics for a 2×150µm wafer device 
(—— Cgd by the new model, ●●● Cgd measured, ------ ∂Cgd/∂Vgs by the new model).  
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Moreover, to illustrate the model continuity with respect to Vds, ∂Cgs/∂Vds vs. Vds 
and Cds vs. Vds characteristics predicted by the new model are calculated and shown in 
Figs 5.11 and 5.12. Fig 5.11 provides the modeled ∂Cgs/∂Vds vs. Vds characteristics as 
well as the modeled and measured Cgs vs. Vds performance. The plots are taken under 
Vgs=-0.2V and Vgs=-2.0V where the device operates in the normal and pinch-off 
region respectively.  
 









































Figure 5.11 Cgs vs. Vds and ∂Cgs/∂Vds vs. Vds characteristics for a 2×150µm wafer device 
(—— Cgs by the new model, ●●● Cgs measured, ------ ∂Cgs/∂Vds by the new model). 
 
 
As can be seen from Figure 5.11, the Cgs vs. Vds property is different in the 
normal operating region and in the pinch-off region. In the pinch-off region, Cgs 
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shows little variation with Vds. However, in the normal operating region, Cgs changes 
rapidly with Vds in the linear and knee region. These properties are reflected in the 
∂Cgs/∂Vds vs. Vds plot of Figure 5.11 where Cgs is almost constant in the pinch-off 
region, and changes fast in the linear region when Vgs=-0.2V. The derivative of Cgs 
with respect to Vds by the new model is continuous which also provides a smooth 
transition between various operation regions.  
 
































Figure 5.12 Cgd vs. Vds and ∂Cgd/∂Vds vs. Vds characteristics for a 2×150µm wafer device 
(—— Cgd by the new model, ●●● Cgd measured, ------ ∂Cgd/∂Vds by the new model) 
 
    The modeled ∂Cgd/∂Vds vs. Vds characteristics are plotted together with the 
modeled and measured Cgd vs. Vds characteristics in Figure 5.12 where Vgs is fixed at 
0.0V. As can be seen, the modeled Cgd results by the new model accurately match the 
measurement data whilst the ∂Cgd/∂Vds vs. Vds curve is continuous and well behaved. 
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Also, the transitions in the linear region, the knee region and the saturation region are 
smooth. 
The measured and computed response achieved with the diode junction 
capacitance model, Statz model and the new model for Cgs when operating solely 
against Vgs (Vds at fixed value) are shown in Figure 5.13. As observed from this figure, 
the junction capacitance model provides very poor accuracy. The Statz model gives 
noticeable improvement over junction capacitance model. However, the Statz model 
accuracy is still poor at certain device bias points compared with our new model. It is 
clear that the new capacitance model provides the best accuracy as the measurement 
and its modeled data show a very close agreement. 
 




















= 2 .0 V
 
Figure 5.13 Comparison of measured and modeled Cgs data (●●● measured data, —— new 
model, ------ Statz model, Diode junction capacitance model) 
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The same tendency of model accuracy for Cgd is exhibited as for Cgs. In Figure 
5.14, modeled Cgd result with diode junction capacitance model, Statz model and the 
new model are compared to the measurement result. This figure shows the operating 
behavior of Cgd with Vgd, with Vgs being fixed. Undoubtedly again the new model 
offers obvious advantage over the other two models, as its modeled result matches 
measurement data closely. 
 

















Figure 5.14 Comparison of measured and modeled Cgd data (●●● measured data, —— new 
model, ------ Statz model, Diode junction capacitance model) 
 
To further compare the accuracy of this new model, the maximum fitting error 
and the RMS error of Cgs and Cgd obtained from the new model are listed in Tables 5.9 
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and 5.10 respectively together with the results from the diode junction capacitance 
model [7] and Statz capacitance model [50]. The calculation is made under six bias 
levels for Vgs (Vgs=-2.0V, -1.4V, -1.2V, -1.0V –0.5V, 0.0V), while Vds changes from 
0.0V to 4.0V. The first two columns in the tables represent the fitting error in the 
linear region whilst the second two columns for the saturation region. The error for 
the entire working region is also given in the last two columns. It can be seen from 
Tables 5.9 and 5.10 that the new model gives remarkable improvement in accuracy 
over the diode junction capacitance model and Statz model through each device 
working region as both of its maximum fitting error and RMS error are greatly 
reduced. Especially, Cgs modeling in linear region is very accurate, whereas the other 
two models appear to give big error in this region. Modeling error for Cgd by the new 
model appears to be a bit high. However, it still shows great improvement over the 
other two models. Considering measurement uncertainty, the model is very accurate. 
 
Table 5.9 Comparison of Cgs accuracies of Diode Model, Statz Model and the New Model for 





















Diode 54.2 23.7 17.5 11.8 65.6 18.3 
Statz 26.9 15.6 14.3 7.3 26.9 10.4 
New  6.9 4.3 6.5 2.7 10.0 3.6 
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Table 5.10 Comparison of Cgd accuracies of Diode Model, Statz Model and the New Model 





















Diode 36.5 22.1 114.0 57.0 191.5 57.1 
Statz 26.9 15.6 14.3 7.3 26.9 28.7 
New  14.4 9.5 7.2 4.4 17.6 8.5 
 
The newly proposed gate charge model is more complicated than the diode 
junction capacitance model and Statz model, and it contains more model parameters. 
Therefore, it is very accurate in describing device junction capacitances, and it obeys 
the terminal charge conservation law which helps to solve non-convergence problem 
in simulation. In addition, the model is continuous. The above discussions show that 
the new model is capable of accurately representing the actual device behavior over 
an extended range of operation conditions. The new model can be easily implemented 
in CAD software, and could be very useful in nonlinear circuit simulation. 
 
5.5 Conclusion 
In this chapter, a new large-signal model for GaAs MESFETs is proposed. It 
consists of an improved drain current expression and a new gate charge model. A set 
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of power series function is introduced in the improved drain current expression to add 
on the correlations between modulation parameters α, λ and biasing condition Vds & 
Vgs. The new charge model formulation and its derivatives are continuous. It obeys the 
terminal charge conservation law, which helps to solve the non-convergence problem 
in CAD simulation. The performance prediction of the new large-signal model in the 
linear region, saturation knee region, sub-threshold region and at Vds=0 is greatly 
improved over the conventional models under various device operating conditions. 
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Chapter 6                           
A Ku-band GaAs MESFET MMIC Power 
Amplifier for Model Verification  
6.1 Introduction 
In the previous chapters, small signal modelling methodologies and reliable 
parasitics extraction techniques were presented, also an improved GaAs MESFET I-V 
model and new gate charge model were proposed. In each chapter, the proposed 
methodologies and the new large-signal model were verified by extensive 
measurement data and circuit design. In this chapter, a Ku-band GaAs MESFET 
MMIC power amplifier has been designed and fabricated based on the proposed new 
model and extraction methodologies to evaluate this study. The MMIC power 
amplifier is designed and fabricated using 0.18 um TOSHIBA® GaAs MESFET 
technology. Instead of foundry models, the new nonlinear model is used for the active 
GaAs MESFETs used in the design. Measurement and simulation results are 
compared, including S-parameter analysis, gain compression and harmonic output 
prediction of this power amplifier. 
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6.2 A GaAs MESFET MMIC Power Amplifier 
6.2.1 Circuit Topology and Specification  
To verify the accuracy of the proposed nonlinear model at circuit level, a MMIC 
power amplifier was designed and fabricated using a 0.18μm GaAs MESFET process. 
In the amplifier design, models for the active MESFET devices were extracted from 
on-wafer device measurement data using the proposed new model, and implemented 
in Agilent MDS using SDD. For passive devices like microstripe lines and capacitors, 
foundry models were used. The designed amplifier operates from 11.5 to 15 GHz with 
a gain of 25dB and maximum output power (P1dB) of 36dBm. The detailed design 
specification of the amplifier is shown in Table 6.1. 







Minimum      Typical      Maximum 
Working Frequency         11.5          13.0         15.0         GHz 
Small Signal Gain          24.8          25.0         26.3          dB 
Output Power (P1dB)       35.8          36.0         36.4          dBm 
Input Return Loss (S11)       12            14           ---          dB 
Output Return Loss (S22)     10             12           ---           dB 
Die’s Size                              5×5                      MM2 
IC Process              TOSHIBA®  0.18um GaAs MESFET PROCESS 
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The circuit topology of the MMIC power amplifier is shown in Figure 6.1. In the 
design, power combining technique is used with 3-stage topology as shown in Figure 
6.1. This amplifier was constructed using fourteen high power GaAs MESFETs. At 
the input port, RF power is first divided into two identically parts then get amplified 
through 2-finger GaAs MESFETs. Each 2-finger GaAs MESFET drives two 8-finger 
GaAs MESFET in parallel, and each of these two 8-finger FET drives another two 
16-finger FET in parallel. Due to the largest max drain current capability, eight 
16-finger GaAs FETs are adopted in the third stage to meet output power requirement. 
Finally, the output power is combined at the output port of this GaAs MESFET 
MMIC power amplifier. These active MESFETs are designed to operate in class AB 
mode.  
   
 Figure 6.1 Circuit topology of Ku-band GaAs MESFET MMIC power amplifier 
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Figure 6.2 shows the actual layout microphotograph of the designed GaAs 
MESFET MMIC power amplifier. As mentioned before in the specification, it has a 
size of 5mm×5mm. 
 
Figure 6.2 Photo of the GaAs MMIC power amplifier layout. 
6.2.2 Device Modelling Result  
The sizes of the GaAs MESFETs used in the PA design are 2×150μm, 8×
150μm and 16×150μm. Figure 5.1 shows the large signal model used in GaAs 
MESFETs devices modelling. The nonlinear gate current Igd and Igs use the foundry 
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model. For Ids and capacitance Cgd and Cgs, the new models are used. Models for the 
three MESFETs are optimized to fit the measurement result. On-wafer device 
measurement was made using HP 85124A pulse modelling system. S-parameter data, 
DC characteristics and pulse I-V measurement data were collected. 
The measured and modeled pulse I-V results of the three devices are given in Fig 
6.3 to 6.5, with pulse widths smaller than 1μs. These nonlinear modelling results 
based on pulse I-V measurement were employed in the amplifier design to simulate 
the large signal RF behavior. Figure 6.6 shows the comparison between the modeled 
gate capacitance Cgs, Cgd and the gate capacitances value extracted from small signal 
model at multi-bias points for the 8×150μm device. The result is shown for 
Vgs=-2.5~0.25V and Vds=7.0V which is the drain DC biasing point for the MESFET.  
 





















Figure 6.3 Comparison of modeled and measured pulse I-V result for the 2×150μm device 
(Vgs = –3.0-0.5V, Vds = 0-12V, ●●● measured, —— modeled). 
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Figure 6.4 Comparison of modeled and measured pulse I-V result for the 8×150μm device 
(Vgs = –3.0-0.5V, Vds = 0-12V, ●●● measured, —— modeled). 



















Figure 6.5 Comparison of modeled and measured pulse I-V result for the 16×150μm device 
(Vgs = –3.0-0.5V, Vds = 0-12V, ●●● measured, —— modeled). 
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Figure 6.6 Comparison of modeled and measured gate capacitances at Vds=7.0V for the 8×
150μm device (Vgs = –2.5-0.25V, ●●● measured, —— modeled). 
 
Figures 6.7 to 6.9 show the comparison between measured and simulated 
S-parameter for the three device respectively, the devices were biased at Vgs=-0.5V, 
Vds=7.0V and the frequency range is from 500MHz to 20GHz. Figures 6.4 to 6.10 
show good agreement between measurement and modeled result for the three GaAs 
MESFETs. 
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Figure 6.7 Modeled and simulated S-parameter for 2×150μm MESFET (Vgs=-0.5V, Vds=7V, 
























(a) (b)  
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(c) (d)  
Figure 6.8 Modeled and simulated S-parameter for 8×150μm MESFET (Vgs=-0.5V, Vds=7V, 
















































Figure 6.9 Modeled and simulated S-parameter for 16×100μm MESFET (Vgs=-0.5V, 
Vds=7V, f=0.5-20GHz, ●●● measured, —— modeled). (a) S11, (b) S12×10, (c) S21/15, (d) S22. 
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6.3 Comparison of Simulation and Measurement Results  
The measurement of the MMIC power amplifier was accomplished by means of 
a Cascade probe station. The MMIC power amplifier chip was mounted on a CuW 
chip carrier. Two PCBs were also constructed as test fixtures to provide the DC power 
supply. Figure 6.10 is the picture of the test fixture for the power amplifier chip. 
 
 
Figure 6.10 Top view of the test chip with DC bias circuit. 
 
Table 6.2 lists all the equipment used in the measurement and Figure 6.11 shows 
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Power measurement               
 
 
1x S-parameter Measurement System 
(Hewlett & Packard) 
- 8510C Network Analyzer  
- 85110A S-parameter test set (1~50GHz) 
- 83650B Signal generator (10M~50GHz) 
- 11612V Bias Network (400M~50GHz) 
 




2x Regulated DC Power Supply 
- Kenwood for drain voltage supply 
- GW for gate voltage supply 
 
1x RF Signal Generator 2~20GHz 
(Rohde & Schwarz) 
 
1x Power meter (Rohde & Schwarz) 
 
1x Peak Power Analyzer (HP 8991A) 
 






Figure 6.11 The complete set-up for the amplifier measurement and testing. 
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The simulated and measured results for the amplifier power output versus power 
input response are plotted in Figures 6.12 to 6.14 for input frequency of 11.5GHz, 
13GHz and 15GHz respectively. For each measurement and simulation, the input 
power was swept from 1dBm to 14dBm. Figures 6.12 to 6.14 show excellent 
agreement between the measured and simulated output power response versus input 
power level. Using 13GHz input power of Figure 6.13 for example, the measured 
output power appears to have a higher value than the simulated result for most input 
power levels, with the maximum difference being 0.8dBm. Although the difference 
tends to increase as the input excitation level increases, the discrepancies between 
measured and simulated output power versus input power results at all the three 
frequencies are very small. 

















Figure 6.12 Measured and simulated Pin-Pout behaviour of the Ku-band MMIC Power 
Amplifier at 11.5 GHz (●●● Measured, —— Simulated).  
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Figure 6.13Measured and simulated Pin-Pout behaviour of the Ku-band MMIC Power 
Amplifier at 13 GHz (●●● Measured, —— Simulated). 
 

















Figure 6.14 Measured and simulated Pin-Pout behaviour of the Ku-band MMIC Power 
Amplifier at 15 GHz (●●● Measured, —— Simulated). 
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In Figure 6.15, the small-signal gain versus frequency performance is plotted. Both 
simulation and measurement results are shown for comparison. As observed from the 
figure, the measured and simulated result shows good agreement. In the working 
frequency range of 11.5-16GHz, the maximum discrepancy between measured and 
simulated data occurs at 13.7GHz, with the difference being 0.45dB. One possible 
reason for this discrepancy may be due to the process variation during fabrication of 
the MMIC amplifier. Taking this into consideration, the measurement result can be 
considered to be in close agreement with the simulation result. 



















  Figure 6.15 Simulated vs. measured S21 performance of the Ku-band power amplifier. 
Moreover, the third order inter-modulation distortions (TOI) are measured and 
compared. The two-tone input signals are at 13.00 GHz and 13.01 GHz respectively, 
and the input power is 5dBm. The experiment results also obtain a good agreement for 
its TOI characteristics which is shown in Figure 6.16 and 6.17.  
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Figure 6.16 Measured third-order intermodulation distortion of the Ku-band power amplifier 
(Pin= 5 dBm). 

























Figure 6.17 Simulated third-order intermodulation distortion of the Ku-band power amplifier 
(Pin= 5 dBm). 
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From the above MMIC power amplifier design result, it can be seen that the 
overall simulated response agrees very well with the measurement, especially for 
output power and gain performance. This demonstrates the accuracy of our new drain 
current and gate capacitance model, both of which were employed for the simulation 
of the active MESFETs in the power amplifier. 
6.4 Conclusion 
In this chapter, the performance of the newly proposed large-signal model was 
evaluated at the MMIC design level. The comparison between simulation and 
measurement results clearly confirms the accuracy of the model. The model can be 
easily implemented into circuit simulators like Agilent® ADS and will be very useful 
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Chapter 7                   
Conclusion 
Today’s IC and MMIC development heavily relies on circuit simulation. 
Simulation and prediction of circuit performance using circuit simulators have 
become the essential parts of the design flow. Currently, the GaAs MESFETs devices 
are widely used in high-speed circuits and microwave applications. Therefore, it is in 
great demand to have accurate models to facilitate the design of circuits employing 
GaAs MESFETs devices.  
In this thesis, extensive work is carried out in the field of GaAs MESFETs 
modelling. It covers both small signal and nonlinear large signal models of GaAs 
MESFETs.  
This study first involves investigation and comparison of different small-signal 
parameter extraction techniques. A reliable analytical model extraction approach is 
subsequently presented. For the first time, a novel analytical approach for extracting 
all the 15 equivalent circuit elements for FET devices has been proposed. This 
analytical method could eliminate the conventional cold-FET and hot-FET modelling 
constraints and allows an ease in inline process tracking. The resulting extrinsic small 
signal parameters are independent of biasing voltage. In contrast to the conventional 
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approaches, no subsidiary circuit such as Cold-FET or Hot-FET has been adopted. 
Comparisons of S-parameter performance in a wide frequency range up to 30GHz 
have also been presented together with the stabilities of parasitic capacitors to verify 
the better prediction of this novel analytical extraction approach.  
Due to its uniform equivalent circuit, the conventional lumped models, relying on 
simple linear rules or completely empirical expressions, may not be sufficiently 
accurate and appropriate at relatively high operating frequencies. Therefore, a creative 
distributed modelling approach for GaAs MESFET has been proposed in this thesis 
for modern MMIC design. The novel modelling method is based on accurate 
electromagnetic simulation of extrinsic passive part of a MESFET transistor. 
Meanwhile, the intrinsic active part of a MESFET transistor is characterized by a 
modified small-signal model of transistor. With electromagnetic simulation, this 
distributed model can be adopted to describe complex coupling effects in device 
layouts and to predict the electrical characteristics of unconventional device structures 
for better MMIC performance. Also, this proposed model is accurate enough to 
provide a more comprehensive and efficient tool for different layout structures 
transistors optimization and MMIC design. In this proposed distributed modelling 
method, any more linear or nonlinear description of a FET transistor, which includes 
lumped or distributed equivalent elements, can be adopted. Therefore, it can be 
regarded as a preliminary step for the global, fully layout and process oriented design 
approach.  
An empirical approach is employed in our nonlinear modelling due to its accuracy 
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and simple implementation in circuit simulators. New empirical models for device DC 
I-V characteristics and gate charge (gate capacitance) behavior, which are the most 
important GaAs MESFET nonlinear properties, are proposed in this thesis. First, the 
performances of commonly used I-V and C-V models are investigated. Then, an 
improved empirical model for GaAs MESFET drain current I-V characteristics has 
been proposed. A set of power series function is introduced in the improved drain 
current expression for the correlations between modulation parameters α, λ and 
biasing condition Vds & Vgs. The improved current expression gives better 
performance from the comparison with the existing drain current models. Gate 
capacitances are partial derivatives of terminal charge with respect to appropriate 
voltage. In this work, a new gate charge model has also been proposed to meet the 
demand in simulating device nonlinear characteristics. Terminal charge conservation 
has been accounted for in the new gate charge model, and this helps to solve possible 
non-convergence problem in simulation. The new charge model is more sophisticated 
than the diode junction capacitance model and Statz model. Compared with these two 
conventional models, its performance prediction in the linear region, saturation knee 
region and at Vds=0 is greatly improved. Moreover, it is worth mentioning that the 
new charge model observes terminal charge conservation, and the model equations 
and their derivatives are continuous over the entire device operation regions. 
Therefore, this new large signal model of GaAs MESFETs with improved drain 
current expression and new charge equations can be easily implemented in CAD 
software and very useful in the nonlinear microwave circuit simulation. 
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Model verification was performed along with the introduction of the new large 
signal model and extraction methodology. Both wafer device and packaged device are 
used for this purpose. Extensive measurement data was collected including 
S-parameter at multi-bias conditions, DC I-V characteristics, pulse I-V measurements, 
and single-tone/two-tone large signal measurement result. Comparison is made 
between measured result and modeled result. For complete model evaluation, a 
Ku-band power amplifier was designed and fabricated using 0.18 um TOSHIBA® 
GaAs MESFET technology. The amplifier is constructed from fourteen high power 
GaAs MESFETs, power combining technique being used in the design. The new 
current and charge models are used for the active GaAs MESFETs and the models are 
implemented in circuit simulator. Measurement and simulated amplifier response 
shows good agreement. 
In conclusion, this thesis has investigated different modelling techniques of GaAs 
MESFETs and successfully developed novel modelling methods for its small-signal 
and large-signal models. From both device level and circuit level, these new 
modelling methods presented have been proven to be capable of accurately 
representing device small signal and nonlinear behaviors. These new small-signal and 
large-signal models can be further strengthened by including such effects as frequency 
dispersion, thermal analysis and by providing the capability of device scaling. These 
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APPENDIX A                         
Large Signal Empirical MESFET Models 
A.1 Curtice-Quadratic GaAs MESFET Model 
 
One of the first large-signal MESFET models to be used in a large-signal circuit 
simulator was proposed by Van Tuyl and Liechti [45], and later simplified by Curtice 
[46]. The Curtice model consists of drain-source current Ids, junction capacitance Cgs 
and Cgd.  
Empirical equations for drain-source current: 
     2 1 tanhds gs TO ds dsI V V V V     , 
    2 1 tanhdsm gs TO ds ds
gs
Ig V V V V
V
      , and 
         2 2 2tanh 1 sechds gs TO ds gs TO ds dsg V V V V V V V         . 












    
 
Where, Vgs and Vds are the intrinsic terminal voltages, and β, VTO, λ, α, Cgs0, Cgd0 and 
Vbi are model parameters. 
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A.2 Curtice-Ettenberg (Curtice-Cubic) GaAs MESFET 
Model 
Curtice and Ettenberg [61] altered the square-law relationship between the 
saturation current and the gate-source voltage of the original Curtice model to a cubic 
approximation. The new equation for the drain-source current and its derivatives are: 
   2 30 1 1 2 1 3 1 tanhds dsI A AV A V A V V    , 
   21 2 2 1 2 3 1 22 3 tanhm dsg AV A VV A V V V    
       2 3 2 20 1 1 2 1 3 1 1 2 1 3 1
0
1sech 2 3 tanhds ds gs ds
ds
g A AV A V A V V V A A V A V V
V
          
 1 01gs ds dsV V V V     , and 
 2 01 ds dsV V V     . 
Where, Vgs and Vds are the intrinsic terminal voltages, A0, A1, A2, A3, γ and β are 
model parameters, Vds0 is the drain source voltage at which the Ai coefficients are 
evaluated. Gate-source capacitance Cgs and gate-drain capacitance Cgd are same as 
Curtice-Quadratic model. 
 
A.3 Advanced Curtice Quadratic GaAs MESFET Model 
The advanced Curtice model is a modified version of the original Curtice model. 
The pinch-off potential is modified to account for drain-source voltage dependence. 
The transconductance parameter β is also modified to fit the actual device 
transconductance behavior. 
The drain source current and its derivatives are expressed as [62]: 
   1 tanhVGEXPds eff gst ds dsI V V V     
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T TO dsV V V   
gst gs TV V V   
1eff crit gstV









     
, and 
     21 tanhcoshVGEXP VGEXPds eff gst ds eff gst ds mdsg V V V V gV
          
Where, Vgs and Vds are the intrinsic terminal voltages, β, µcrit, γ, λ, α, VT0, and VGEXP 
are model parameters. 
 
A.4 Statz Model (Statz Raytheon GaAs MESFET Model) 
The drain source current and its derivatives are expressed as [58]: 
For 0<Vds<3/α , 
 







V V VI V
b V V
               
, 








gs TO gs TOds
m ds
gs TO gs TO
V V b V VVg V
b V V b V V
                              
, 
    
23 2





V VV Vg V
b V V














    , 
     






gs TO gs TO gs TO
m ds
gs TO
b V V V V b V V
g V
b V V
            
, 
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    . 








g gs bi gd eff
bi
bi
V V VQ C V C V
V V
V
                 
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Where  
2 2
1 0 1 0
1 ( )
2n eff T eff T





2eff gs gd gs gd
V V V V V 
            





2eff gs gd gs gd
V V V V V 
            
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                   
.   
   
A.5 Chalmers Model 
Angelov et al. [64] presented a new nonlinear model that is capable of describing 
both MESFET and HEMT. The model equations are: 
 1 tanh( ) (1 ) tanh( )ds pk ds dsI I V V     , 
2 3
1 2 3( ) ( ) ( ) ...gs pk gs pk gs pkP V V P V V P V V        , 
  0 1 21 tanh( ) 1 tanh( )gs gsC C      
  0 3 41 tanh( ) 1 tanh( )gd gdC C      
2 3
1 0 1 2 3 ...gsg gsg gs gsg gs gsg gsP P V P V P V       
2 3
2 0 1 2 3 ...gsd gsd ds gsd ds gsd dsP P V P V P V       
2 3
3 0 1 2 3 ...gdg gdg gs gdg gs gdg gsP P V P V P V      , and 
  2 34 0 1 1 2 3 ...gdd gdd cc ds gdd ds gdd dsP P P V P V P V        
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APPENDIX B                         
TEE Network and PI Network Conversion 
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APPENDIX C                     
Small Signal Parameter Extraction Formulation 
Figure 3.1 shows the most commonly used GaAs MESFET small signal 
equivalent circuit topology. The intrinsic device has seven elements Cgs, Cgd, Ri, gm, , 
gds and Cds. The parameter extraction formulae are separately derived for two methods 
based on different control voltage in the equivalent circuit. 
 
C.1 Control Voltage V Taken from the Voltage Between Cgs 
For the small-signal equivalent circuit in Figure 3.1, the Y-parameter of the 
intrinsic device can be expressed as the following form if the control voltage V is 
taken from the voltage between Cgs. 
2 2







i gs i gs
j
m
dg ds dg ds
gs i
R C C
j C j C
R C R C
Y
g e j C g j C C
j C R

   
 

                 
 
 






    
12Im( )
gd
YC       
22Re( )dsg Y     
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22 12Im( ) Im( )
ds
Y YC 
            





Im( ) Im( ) Re( )




             
     
11 11
2 2 22
11 12 1111 11
Re( ) Re( )




Y Y YY C Y      
 
     22 2 2 221 21 12Re( ) Im( ) Im( ) 1m gs ig Y Y Y C R            
12 21 21Im( ) Im( ) Re( )1 arcsin gs i
m
Y Y C R Y
g
 
     
  
 
C.2 Control Voltage V Taken from the Voltage across Ri and 
Cgs 
For small-signal equivalent circuit in Figure 3.1, the Y-parameter of the intrinsic 
device can be expressed as the following form if the control voltage V is taken from 
the voltage cross Cgs and Ri. 
2 2





i gs i gs
j
m dg ds dg ds
R C C
j C j C
R C R CY
g e j C g j C C
   
 
               
 
   2221 21 12Re( ) Im( ) Im( )mg Y Y Y           
12 21
21





    
  
The expressions for Cgd, gds, Cds, Cgs, and Ri are the same as those described in 
Appendix C.1. 
 
